{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:50:46Z","timestamp":1725529846224},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/hldvt.2008.4695876","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T11:43:50Z","timestamp":1228909430000},"page":"64-70","source":"Crossref","is-referenced-by-count":1,"title":["Janus: A novel use of Formal Verification for targeted behavioral equivalence"],"prefix":"10.1109","author":[{"given":"Prakash","family":"Math","sequence":"first","affiliation":[]},{"given":"David","family":"Hoenig","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1966","author":"hartmanis","journal-title":"Algebraic Structure Theory of Sequential Machines (Prentice-Hall International Series in Applied Mathematics)","key":"3"},{"year":"1990","author":"kohavi","journal-title":"Switching and Finite Automata Theory Computer Science Series","key":"2"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/43.851997"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/43.180261"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/375977.376022"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/MDT.2005.68"},{"key":"5","first-page":"343","author":"kuehlmann","year":"2002","journal-title":"Combinational and Sequential Equivalence Checking"},{"year":"1996","author":"singhal","journal-title":"Design replacements for sequential circuits","key":"4"},{"year":"1997","author":"stoffel","journal-title":"Structural FSM Traversal Theory and a Practical Slgorithm","key":"9"},{"key":"8","first-page":"372","article-title":"sat-based verification without state space traversal","author":"bjesse","year":"2000","journal-title":"FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Comp uter-Aided Design"},{"key":"11","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1007\/3-540-46002-0_21","article-title":"the forspec temporal logic: a new temporal property-specification language","author":"armoni","year":"2002","journal-title":"Tools and Algorithms for Construction and Analysis of Systems"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/HLDVT.2004.1431221"}],"event":{"name":"2008 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2008,11,19]]},"location":"Incline Village, NV, USA","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690895\/4695856\/04695876.pdf?arnumber=4695876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:37:21Z","timestamp":1497782241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4695876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2008.4695876","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}