{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:25Z","timestamp":1730225005939,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/hldvt.2008.4695886","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T11:43:50Z","timestamp":1228909430000},"page":"111-116","source":"Crossref","is-referenced-by-count":3,"title":["Temporal parallel gate-level timing simulation"],"prefix":"10.1109","author":[{"given":"Dusung","family":"Kim","sequence":"first","affiliation":[]},{"given":"Maciej","family":"Ciesielski","sequence":"additional","affiliation":[]},{"family":"Kyuho Shim","sequence":"additional","affiliation":[]},{"family":"Seiyang Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"S1-Core RISC Processor","year":"0","key":"15"},{"journal-title":"SimCluster Datasheet","year":"0","key":"13"},{"journal-title":"MP-Sim Datasheet","year":"0","key":"14"},{"key":"11","first-page":"329","article-title":"design and implementation of a parallel verilog simulator: pvsim","author":"li","year":"2004","journal-title":"Proc 17th International Conference on 2004"},{"key":"12","first-page":"521","article-title":"parallel logic simulation of million-gate vlsi circuits","volume":"2005","author":"zhu","year":"2005","journal-title":"Proceedings - IEEE Computer Society's Annual International Symposium on Modeling Analysis and Simulation of Computer and Telecommunications Systems MASCOTS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"2","first-page":"668","article-title":"a reconfigurable logic machine for fast event-driven simulation","author":"bauer","year":"1998","journal-title":"Proc ACM\/IEEE DAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"10","article-title":"on distributed logic simulation using time warp","author":"bauer","year":"1991","journal-title":"In Proc VLSI International Conference (IFIP)"},{"key":"7","first-page":"61","article-title":"rollback mechanisms for optimistic distributed simulation systems","volume":"3","author":"gafni","year":"1988","journal-title":"Proceedings of the SCS Multiconference on Distributed Simulation"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/6462.6485"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/b137175"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"8","first-page":"211","article-title":"time warp on a shared memory multiprocessor","volume":"6","author":"fujimoto richard","year":"1989","journal-title":"Transactions of the Society for Computer Simulation"}],"event":{"name":"2008 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2008,11,19]]},"location":"Incline Village, NV, USA","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690895\/4695856\/04695886.pdf?arnumber=4695886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:35:34Z","timestamp":1489754134000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4695886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2008.4695886","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}