{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:26Z","timestamp":1730225006826,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/hldvt.2008.4695887","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T16:43:50Z","timestamp":1228927430000},"page":"117-124","source":"Crossref","is-referenced-by-count":0,"title":["The role of parallel simulation in functional verification"],"prefix":"10.1109","author":[{"given":"Giuseppe","family":"Di Guglielmo","sequence":"first","affiliation":[]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Hampton","sequence":"additional","affiliation":[]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Stefanni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/BF00133499"},{"key":"17","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1049\/iet-cdt:20060139","article-title":"improving high-level and gate- level testing with fate: a functional atpg traversing unstabilized efsms","volume":"1","author":"di guglielmo","year":"2007","journal-title":"Computers & Digital Techniques IET"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13528"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.124398"},{"key":"16","article-title":"a method to perform error simulation in vhdl","author":"lpez","year":"1998","journal-title":"Design of Circuits and Integrated Systems Conference"},{"key":"13","first-page":"101","author":"moorby","year":"1983","journal-title":"FAULT SIMULATION USING PARALLEL VALUE LISTS"},{"key":"14","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/74382.74453","article-title":"differential fault simulation - a fast method using minimal memory","author":"cheng","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1975.218900"},{"key":"12","first-page":"36","article-title":"fault simulation with the parallel valued list algorithm","author":"kyushik","year":"1985","journal-title":"VLSI Syst Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915056"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761163"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.07.007"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218136"},{"journal-title":"Mutation 2000 Uniting the Orthogonal","year":"2000","author":"offutt","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528535"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224422"},{"journal-title":"Advanced Micro Devices 1978","article-title":"the am2910, a complete 12-bit microprogram sequence controller","year":"0","key":"27"},{"journal-title":"HC11","year":"0","key":"28"},{"journal-title":"High Time for High-Level Test Generation","year":"1999","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13558"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1992","author":"abramovici","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1985.1662921"},{"key":"1","first-page":"27","volume":"22","author":"chen","year":"2003","journal-title":"Behavioral Test Generation\/Fault Simulation"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323496"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264063"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005647"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1983.tb03468.x"},{"key":"9","first-page":"3344","article-title":"single pass error effect determination (speed)","volume":"13","author":"godoy","year":"1971","journal-title":"IBMTechnical Disclosure Bulletin"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"}],"event":{"name":"2008 IEEE International High Level Design Validation and Test Workshop","start":{"date-parts":[[2008,11,19]]},"location":"Incline Village, NV","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690895\/4695856\/04695887.pdf?arnumber=4695887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,25]],"date-time":"2020-06-25T20:44:33Z","timestamp":1593117873000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4695887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2008.4695887","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}