{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:57:41Z","timestamp":1725613061274},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/hldvt.2009.5340162","type":"proceedings-article","created":{"date-parts":[[2009,12,10]],"date-time":"2009-12-10T10:27:48Z","timestamp":1260440868000},"page":"138-145","source":"Crossref","is-referenced-by-count":1,"title":["Modular arithmetic decision procedure with auto-correction mechanism"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630151"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906458"},{"journal-title":"Digital Integrated Circuits","year":"2002","author":"rabaey","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013998"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547681"},{"key":"14","first-page":"22","article-title":"Modular-HED: A canonical decision diagram for modular equivalence verification of polynomial functions","author":"alizadeh","year":"2008","journal-title":"fifth Workshop on Constraints in Formal Verification (CFV)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244150"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560081"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386497"},{"key":"2","first-page":"14","article-title":"Incremental synthesis","author":"brand","year":"1994","journal-title":"Proc of International Conference on Computer-Aided Design (ICCAD)"},{"key":"1","first-page":"15","article-title":"A canonical and compact hybrid word-boolean representation as a formal model for hardware\/software co-designs","author":"alizadeh","year":"2007","journal-title":"Fourth Workshop on Constraints in Formal Verification (CFV '07)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065699"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"5","first-page":"236","article-title":"Debug algorithm for arithmetic circuits on FPGAs","author":"kubo","year":"2002","journal-title":"International Conference on Field-Programmable Technology (FPT)"},{"key":"4","first-page":"159","article-title":"Verification of arithmetic circuits by comparing two similar circuits","author":"fujita","year":"1996","journal-title":"Proc of the 8'h International Conference on Computer-Aided-Verifcation (CAV)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968616"},{"key":"8","first-page":"46","article-title":"Implicit verification of structually dissimilar arithmetic circuits","author":"stanion","year":"1999","journal-title":"Proc of IEEE International Conference on Computer Desgin (ICCD)"}],"event":{"name":"2009 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2009,11,4]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5331931\/5340157\/05340162.pdf?arnumber=5340162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:40:26Z","timestamp":1497825626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5340162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2009.5340162","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}