{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:59:12Z","timestamp":1729616352451,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/hldvt.2009.5340168","type":"proceedings-article","created":{"date-parts":[[2009,12,10]],"date-time":"2009-12-10T15:27:48Z","timestamp":1260458868000},"page":"94-99","source":"Crossref","is-referenced-by-count":0,"title":["A symbolic execution framework for algorithm-level modelling"],"prefix":"10.1109","author":[{"given":"Ziyad","family":"Hanna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Melham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SystemVerilog For Design A Guide to Using SystemVerilog for Hardware Design and Modeling","year":"0","author":"stuart sutherland","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371235"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8454.1988.tb00703.x"},{"key":"15","article-title":"The design of a floating point unit using the integrated design and verification (IDV) system","author":"seger","year":"2006","journal-title":"DCC06 Participants' Proceedings"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1017\/S0956796805005757"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850814"},{"key":"14","first-page":"72","article-title":"Bridging the gap between abstract RTL and bit-level designs","author":"martin","year":"2008","journal-title":"Seventh International Workshop on Designing Correct Circuits Participants' Proceedings"},{"key":"11","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1007\/978-3-540-27813-9_17","article-title":"Compositional specification and verification in GSTE","volume":"3114","author":"yang","year":"2004","journal-title":"16th International Conference on Computer Aided Verification (CAV)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/360248.360252"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.22"},{"key":"3","article-title":"Synchronous programming of reactive systems: An introduction to ESTEREL","volume":"647","author":"berry","year":"0","journal-title":"INRIA Report"},{"journal-title":"Introduction to HOL A Theorem Proving Environment for Higher Order Logic","year":"1993","key":"20"},{"journal-title":"IEEE - The Open Systemc Initiative","year":"2008","key":"2"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/11513988_2","article-title":"Validating a modern microprocessor","volume":"3576","author":"bentley","year":"2005","journal-title":"Proc 10th Int Conf Computer-Aided Verification"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2005.06.017"},{"journal-title":"Decision Procedures An Algorithmic Point of View","year":"2008","author":"kroening","key":"7"},{"key":"6","first-page":"188","article-title":"Formal techniques for systemC verification","author":"vardi","year":"2007","journal-title":"Design Automation Conference"},{"journal-title":"Specifying Systems The TLA+ Language and Tools for Hardware and Software Engineers","year":"2002","author":"lamport","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896524"},{"year":"0","key":"9"},{"journal-title":"AsmL The Abstract State Machine Language","year":"2006","key":"8"}],"event":{"name":"2009 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2009,11,4]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5331931\/5340157\/05340168.pdf?arnumber=5340168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T02:40:25Z","timestamp":1497840025000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5340168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2009.5340168","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}