{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T11:59:45Z","timestamp":1762430385077},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/hldvt.2009.5340183","type":"proceedings-article","created":{"date-parts":[[2009,12,10]],"date-time":"2009-12-10T10:27:48Z","timestamp":1260440868000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Analysis of scheduled Latency insensitive systems with periodic clock calculus"],"prefix":"10.1109","author":[{"given":"Bin","family":"Xue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2006.1695923"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/5.97300"},{"journal-title":"Combinatorial Optimization Networks and Matroids","year":"1976","author":"lawvere","key":"12"},{"key":"3","first-page":"576","article-title":"A new approach to latency insensitive design","author":"casu","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.05.036"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727024"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1111320.1111054"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086289"},{"journal-title":"Synchronization and Linearity An Algebra for Discrete Event Systems","year":"1992","author":"baccelli","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/39161"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89330-1_17"}],"event":{"name":"2009 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2009,11,4]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,11,6]]}},"container-title":["2009 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5331931\/5340157\/05340183.pdf?arnumber=5340183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:14:30Z","timestamp":1489871670000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5340183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2009.5340183","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}