{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:41:05Z","timestamp":1725486065305},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496647","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"148-153","source":"Crossref","is-referenced-by-count":3,"title":["Model reduction techniques for the formal verification of hardware dependent software"],"prefix":"10.1109","author":[{"given":"Wolfgang","family":"Ecker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volkan","family":"Esen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Findenig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Steininger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Velten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Data Dependence Analysis of Assembler Code","year":"0","author":"amme","key":"ref4"},{"journal-title":"Abstract Simulator A DSP Software Time Analysis Tool","year":"0","author":"lee","key":"ref3"},{"key":"ref10","article-title":"Model Checking, Abstraction and Symbolic Execution for Software","author":"rajamani","year":"2005","journal-title":"ICCAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301655"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24730-2_30"},{"journal-title":"Restructuring Control Flow of IBM\/370 Assembler Programs","year":"0","author":"ricking","key":"ref5"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"0","author":"hennesy","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337388"},{"journal-title":"Automatic Formal Verification of DSP Software","year":"0","author":"hu","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065697"},{"journal-title":"LISA-Machine Description Language for Cycle-Accurate Models of programmable DSP Architectures","year":"0","author":"pees","key":"ref1"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496647.pdf?arnumber=5496647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:32:33Z","timestamp":1489879953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496647","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}