{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:41:14Z","timestamp":1729633274507,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496650","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"121-128","source":"Crossref","is-referenced-by-count":0,"title":["Utility of transaction-level hardware models in refinement checking"],"prefix":"10.1109","author":[{"given":"Yogesh","family":"Mahaj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1007\/BFb0055631","article-title":"Reduction in TLA","author":"cohen","year":"1998","journal-title":"Proceedings of CONCUR'98 International Conference on Concurrency Theory"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.33"},{"article-title":"The SMV system","year":"1999","author":"mcmillan","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/972627.972633"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.768501"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/LICS.1988.5115","article-title":"The existence of refinement mappings","author":"abadi","year":"1988","journal-title":"Logic in Computer Science 1988 LICS '88 Proceedings of the Third Annual Symposium on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367054"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.20"},{"key":"ref5","first-page":"68","article-title":"Automatic verification of pipelined microprocessor control","volume":"818","author":"burch","year":"1994","journal-title":"Proc CAV 94"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745165"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800255.810654"},{"key":"ref2","first-page":"396","article-title":"Microarchitecture verification by compositional model checking","author":"jhala","year":"2001","journal-title":"Proceedings of CAV'01"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371235"},{"key":"ref9","first-page":"487","article-title":"A comparison of two verification methods for speculative instruction execution","author":"arons","year":"2000","journal-title":"Proc of TACAS'00"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496650.pdf?arnumber=5496650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T20:25:48Z","timestamp":1559247948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496650","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}