{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:02:54Z","timestamp":1725656574299},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496655","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"103-104","source":"Crossref","is-referenced-by-count":2,"title":["Automatic generation of host-compiled timed TLMs for high level design"],"prefix":"10.1109","author":[{"given":"Samar","family":"Abdi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Time Compiled-code Simulation of Embedded Software for Performance Analysis of SOC design","author":"lee","year":"2002","journal-title":"DAC"},{"journal-title":"LLVM(Low Level Virtual Machine) Compiler Infrastructure Project","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775936","article-title":"Architecture-level Performance Evaluation of Component-based Embedded Systems","author":"russell","year":"2003","journal-title":"DAC"},{"journal-title":"VaST Virtual System Prototype Technologies","year":"0","key":"ref13"},{"journal-title":"Embedded System Tools Reference Manual","year":"2005","key":"ref14"},{"key":"ref15","article-title":"Transaction level platform modeling in systemc for multi-processor designs","author":"yu","year":"2007","journal-title":"Technical Report CECS-TR-07–01"},{"key":"ref16","article-title":"Cycle-Approximate Retargettable Performance Estimation at the Transaction Level","author":"hwang","year":"2008","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996651"},{"key":"ref3","article-title":"Source-Level Execution Time Estimation of C Programs","author":"brandolese","year":"2001","journal-title":"CODES"},{"journal-title":"ESE Embedded Systems Environment UC Irvine","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/VDAT.2005.1500052","article-title":"System-Level Performance Analysis of Embedded System using Behavioral C\/C++ model","author":"chung","year":"2005","journal-title":"VLSI-TSA-DAT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243830"},{"journal-title":"FastVeri (SystemC-based High-Speed Simulator) Product","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/334012.334028","article-title":"Software Performance Estimatioin Strategies in a System-Level Design Tool","author":"bammi","year":"2000","journal-title":"CODES"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"journal-title":"CODES","year":"1999","author":"lajolo","key":"ref9"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496655.pdf?arnumber=5496655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T23:07:55Z","timestamp":1685660875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496655","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}