{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:47Z","timestamp":1747806767338,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496657","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"90-96","source":"Crossref","is-referenced-by-count":5,"title":["A case study of Time-Multiplexed Assertion Checking for post-silicon debugging"],"prefix":"10.1109","author":[{"family":"Ming Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kwang-Ting Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSVT.2008.918437"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TAIC.PART.2007.39"},{"key":"ref12","first-page":"123","article-title":"2002. RTL C-based methodology for designing and verifying a multi-threaded processor","author":"s\u00e8m\u00e8ria","year":"0"},{"key":"ref13","first-page":"59","article-title":"Bug analysis and corresponding error models in real designs","author":"lv","year":"2007","journal-title":"Proceedings of the 2007 IEEE international High Level Design Validation and Test Workshop (November 07–09 2007) HLDVT"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/1117201.1117205","article-title":"2006. Measuring the gap between FPGAs and ASICs","author":"kuon","year":"2006","journal-title":"In Proceedings of the 2006 ACM\/SIGDA 14th international Symposium on Field Programmable Gate Arrays"},{"year":"2005","journal-title":"M2000 Intros Largest 90nm eFPGA Design and Reuse","key":"ref15"},{"key":"ref16","article-title":"2009. Low-Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder","author":"gao","year":"2009","journal-title":"IEEE Asian Test Symposium (ATS)"},{"key":"ref17","first-page":"241","article-title":"2005. Post-silicon debug using programmable logic cores","author":"quinton","year":"2005","journal-title":"IEEE Int l Conf on Field Programmable Technology"},{"year":"2007","author":"abramovici","article-title":"Method to Locate Logic Errors and Defects in Digital Circuits","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"year":"1999","author":"krolnik","journal-title":"Cyrix M3 Phase 2 Report","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ATS.2008.23"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"2000. FoCs: Automatic Generation of Simulation Checkers from Formal Specifications","volume":"1855","author":"abarbanel","year":"2000","journal-title":"Proceedings of the 12th International Conference on Computer Aided Verification"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/978-1-4419-9228-4"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref1","first-page":"7","article-title":"2006. A reconfigurable design-for-debug infrastructure for SoCs","author":"abramovici","year":"0"},{"key":"ref9","first-page":"73","article-title":"SOC ASICs: overcoming verification and validation challenges","volume":"49","author":"komarla","year":"2004","journal-title":"EDN"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT 2010)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496657.pdf?arnumber=5496657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,30]],"date-time":"2021-10-30T22:16:37Z","timestamp":1635632197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496657","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}