{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T18:10:27Z","timestamp":1740247827678,"version":"3.37.3"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496660","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"58-65","source":"Crossref","is-referenced-by-count":13,"title":["Semi-formal functional verification by EFSM traversing via NuSMV"],"prefix":"10.1109","author":[{"given":"Giuseppe","family":"Di Guglielmo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Soffia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Roveri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"HIFSuite Tools for HDL Code Manipulation","year":"0","author":"di","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"article-title":"Method and apparatus for integrated circuit design verification","year":"2001","author":"yuan","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"journal-title":"Constraint-Based Verification","year":"2006","author":"yuan","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244050"},{"key":"ref37","article-title":"Improving Gate-Level ATPG by Traversing Concurrent EFSMs","author":"di","year":"2006","journal-title":"Proc IEEE VLSI Test Symposium"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24605-3_37"},{"key":"ref35","first-page":"62","article-title":"EFSM Manipulation to Increase High-Level ATPG Efficiency","author":"di guglielmo","year":"2006","journal-title":"In the Proc of IEEE International Symposium on Quality Electronic Design"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524579"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998382"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.656068"},{"key":"ref12","first-page":"146","article-title":"Validation coverage analysis for complex digital designs","author":"ho","year":"1997","journal-title":"In the Proc of the 1996 IEEE\/ACM international conference on Computer-aided design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812627"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1007\/BFb0031805","article-title":"Coverage-directed test generation using symbolic techniques","author":"geist","year":"1996","journal-title":"Proc Formal Methods in Computer-Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011189608077"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1007\/3-540-63166-6_37","article-title":"On combining formal and informal verification","volume":"1254","author":"yuan","year":"1997","journal-title":"Lecture Notes in Computer Science"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.94"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.162"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127991"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77966-7_1"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1145\/277044.277169","article-title":"Approximate reachability with BDDs using overlapping projections","author":"govindaraju","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.936245"},{"journal-title":"Constraint Logic Programming using Eclipse","year":"2007","author":"apt","key":"ref6"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1145\/309847.309965","article-title":"Enhancing simulation with BDDs and ATPG","author":"ganai","year":"1999","journal-title":"Proc 36th ACM\/IEEE Design Automation Conf"},{"key":"ref5","first-page":"359","article-title":"NuSMV 2: An OpenSource Tool for Symbolic Model Checking","volume":"2404","author":"cimatti","year":"2002","journal-title":"CAV"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724491"},{"key":"ref7","first-page":"25","article-title":"An Optimized CLP-based Technique for Generating Propagation Sequences","author":"franco","year":"2008","journal-title":"Proc of IEEE East-West Design & Test Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78163-9_14"},{"key":"ref9","first-page":"580","article-title":"Automatic test program generation for pipelined processors","author":"iwashita","year":"1994","journal-title":"In the Proc of the 1994 IEEE\/ACM International Conference on Computer Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/DATE.2000.840045","article-title":"Automatic lighthouse generation for directed state space search","author":"yalagandula","year":"2000","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.913756"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1007\/3-540-48683-6_36","article-title":"Model checking based on sequential ATPG","volume":"1633","author":"boppana","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766685"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041761"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972805"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277201"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260983"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496660.pdf?arnumber=5496660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T17:32:01Z","timestamp":1740245521000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496660","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}