{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:47Z","timestamp":1747806767555,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496662","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:06:27Z","timestamp":1278425187000},"page":"42-49","source":"Crossref","is-referenced-by-count":19,"title":["Quick formal modeling of communication fabrics to enable verification"],"prefix":"10.1109","author":[{"given":"Satrajit","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56496-9_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629989"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896524"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371235"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48683-6_26"},{"journal-title":"NetWorks On Chips","year":"2006","author":"de micheli","key":"ref17"},{"journal-title":"The SMV System","year":"1999","author":"mcmillan","key":"ref18"},{"key":"ref19","article-title":"Exploiting Suspected Redundancy without Proving it","author":"mony","year":"2005","journal-title":"Proc DAC"},{"journal-title":"Parallel Program Design A Foundation","year":"1988","author":"chandy","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref6","article-title":"Synthesis of Synchronous Elastic Architectures","author":"cortadella","year":"2006","journal-title":"Proc DAC"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-14295-6_29","article-title":"Automatic Generation of Inductive Invariants from High-Level Microarchitectural Models of Communication Fabrics","author":"chatterjee","year":"2010","journal-title":"Proc of Intl Conf on Computer Aided Verification"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1007\/3-540-61474-5_86","article-title":"The Murphi Verification System","author":"dill","year":"1996","journal-title":"Proc of the Intl Conf on Computer Aided Verification"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(92)90005-V"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","article-title":"The Synchronous Language Twelve conf-dates Later","volume":"91","author":"benveniste","year":"2003","journal-title":"Proc of the IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref22","first-page":"294","article-title":"A power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.138"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496662.pdf?arnumber=5496662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T16:25:47Z","timestamp":1559233547000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496662","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}