{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:36:36Z","timestamp":1725456996981},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496664","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"33-39","source":"Crossref","is-referenced-by-count":1,"title":["Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Gomez-Prado","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dusung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maciej","family":"Ciesielski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Boutillon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1999","author":"parhi","journal-title":"VLSI Digital Signal Processing Systems","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.1993.580087"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2009.2024708"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DATE.2009.5090643"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/HLDVT.2004.1431235"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MDT.2009.82"},{"year":"1994","author":"demichelli","article-title":"Synthesis and Optimization of Digital Circuits","key":"ref2"},{"year":"2006","author":"gomez-prado","article-title":"Variable Ordering for Taylor Expansion Diagrams","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/BF01759032"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT 2010)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496664.pdf?arnumber=5496664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T02:35:42Z","timestamp":1580783742000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5496664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496664","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}