{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:04:37Z","timestamp":1729670677773,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496666","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"17-24","source":"Crossref","is-referenced-by-count":0,"title":["State space reductions for scalable verification of asynchronous designs"],"prefix":"10.1109","author":[{"given":"Haiqiong","family":"Yao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris J.","family":"Myers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Trace theory for automatic hierarchical verification of speed independent circuits","year":"1988","author":"dill","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10515-005-2641-y"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01211911"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177725"},{"key":"ref14","first-page":"440","article-title":"You assume, we guarantee: methodology and case studies","author":"henzinger","year":"1998","journal-title":"Proc Int Conf on Computer Aided Verification"},{"key":"ref15","first-page":"239","article-title":"Compositional state space generation from lotos programs","author":"krimm","year":"1997","journal-title":"Proc Int Conf on Tools and Algorithms for Construction and Analysis of Systems (TACAS)"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.21236\/ADA442970","author":"martin","year":"1986","journal-title":"Self-timed fifo An exercise in compiling programs into vlsi circuits Technical Report 1986 5211-tr-86"},{"journal-title":"A methodology for hardware verification using compositional model checking Technical report","year":"1999","author":"mcmillan","key":"ref17"},{"key":"ref18","article-title":"Learningcbased symbolic assume-guarantee reasoning with automatic decomposition","author":"nam","year":"0","journal-title":"Proc Int Symposium on Automated Technology for Verification and Analysis (ATVA) volume 4218 of LNCS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761535"},{"key":"ref4","article-title":"Modular minimization of deterministic finite-state machines","author":"bustan","year":"2001","journal-title":"Proceedings the 6th International workshop on Formal Methods for Industrial Critical Systems (FMICS'01"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/235321.235323"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11513988_51"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1989.39190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/295558.295570"},{"key":"ref2","first-page":"81","article-title":"Compositional reasoning in model checking","volume":"1536","author":"berezin","year":"1998","journal-title":"Comp"},{"key":"ref9","first-page":"331","article-title":"Learning assumptions for compositional verification","author":"cobleigh","year":"2003","journal-title":"Proc Int Con! on Tools and Algorithms for Construction and Analysis of Systems (TACAS) volume 2619 of LNCS"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1007\/11513988_52","article-title":"Symbolic compositional verification by learning assumptions","volume":"3576","author":"alur","year":"2005","journal-title":"Proc Int Conf on Computer Aided Verification"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1109\/TCAD.2009.2012531","article-title":"Automated interface refinement for compositional verification","volume":"28","author":"yao","year":"2009","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923104"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494447"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854638"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816214"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.16"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496666.pdf?arnumber=5496666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T20:25:52Z","timestamp":1559247952000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496666","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}