{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:08:19Z","timestamp":1725725299760},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hldvt.2010.5496669","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T18:06:27Z","timestamp":1278439587000},"page":"9-16","source":"Crossref","is-referenced-by-count":1,"title":["System level simulation guided approach to improve the efficacy of clock-gating"],"prefix":"10.1109","author":[{"given":"Sumit","family":"Ahuja","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep K.","family":"Shukla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Cebatech Inc C2R Compiler","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594266"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1145\/1391469.1391638","article-title":"a new paradigm for synthesis and propagation of clock gating conditions","author":"fraer","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","article-title":"Power Reduction Through RTL Clock Gating","author":"emnett","year":"2000","journal-title":"Synopsys Users Group (SNUG)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1108\/09513540610704627"},{"journal-title":"Mentor Graphics Inc Advanced Clock Gating Techniques in Catapult C Synthesis","year":"0","key":"ref15"},{"journal-title":"Mentor Graphics Inc RTL Simulation","year":"0","key":"ref16"},{"journal-title":"OSCI Group TLM 2 0","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1201\/9781420036503"},{"journal-title":"PowerTheater User guide release 2007 2","article-title":"Sequence Design Inc. RTL power estimation","year":"2007","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.81"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.58"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810352"},{"journal-title":"Bluespec Compiler","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268895"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CJECE.2008.4621792"},{"journal-title":"Power Compiler","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2010.22"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.134"}],"event":{"name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2010,6,10]]},"location":"Anaheim, FL, USA","end":{"date-parts":[[2010,6,12]]}},"container-title":["2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488975\/5496643\/05496669.pdf?arnumber=5496669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T10:25:30Z","timestamp":1497867930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2010.5496669","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}