{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:59:11Z","timestamp":1729670351751,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/hldvt.2011.6113987","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:31:55Z","timestamp":1325878315000},"page":"121-127","source":"Crossref","is-referenced-by-count":3,"title":["Formal verification guided automatic design error diagnosis and correction of complex processors"],"prefix":"10.1109","author":[{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"journal-title":"MiniSat","year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/54.895006"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270834"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782024"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392789"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061270"},{"key":"12","first-page":"436","article-title":"Hierarchical Error Diagnosis Targeting RTL Circuits","author":"boppana","year":"0","journal-title":"International Conference on VLSI Design (VLSID'00) Calcutta India Jan 2000"},{"journal-title":"UCLID","year":"0","key":"3"},{"key":"2","first-page":"106","article-title":"Modeling and Verifying Systems using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions","volume":"2404","author":"bryant","year":"2002","journal-title":"LNCS"},{"key":"1","first-page":"435","article-title":"Pipelined Microprocessors Optimization and Debugging","volume":"5992","author":"alizadeh","year":"2010","journal-title":"LNCS"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"key":"7","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1145\/196244.196358","article-title":"error diagnosis for transistor-level verification","author":"kuehlmann","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"5","first-page":"68","article-title":"Automatic Verification of Pipelined Microprocessor Control","volume":"818","author":"burch","year":"1994","journal-title":"LNCS"},{"journal-title":"Abstracting Verilog Designs to the Term-Level for Verification with UCLID","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76898"}],"event":{"name":"2011 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2011,11,9]]},"location":"Napa Valley, CA, USA","end":{"date-parts":[[2011,11,11]]}},"container-title":["2011 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6093762\/6113979\/06113987.pdf?arnumber=6113987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:22:54Z","timestamp":1497961374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6113987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2011.6113987","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}