{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:56:09Z","timestamp":1742392569414},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/hldvt.2011.6114163","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:31:55Z","timestamp":1325878315000},"page":"33-40","source":"Crossref","is-referenced-by-count":4,"title":["UNIVERCM: The UNIversal VERsatile computational model for heterogeneous embedded system design"],"prefix":"10.1109","author":[{"given":"Luigi","family":"Di Guglielm","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Stefanni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sara","family":"Vinco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","journal-title":"SystemC-AMS 1 0 Standard","key":"15"},{"year":"0","author":"van beek","journal-title":"The Compositional Interchange Format Introduction","key":"16"},{"year":"0","journal-title":"Stateflow Design and Simulate State Machines and Control Logic","key":"13"},{"year":"0","journal-title":"SystemC 2 2 Standard","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/DATE.2011.5763168"},{"year":"2001","author":"lee","journal-title":"Overview of the Ptolemy Project","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/HLDVT.2010.5496665"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/MC.2003.1193228"},{"year":"0","journal-title":"Verilog-AMS LRM","key":"1"},{"year":"0","journal-title":"IEEE Standard VHDL Analog and Mixed-Signal Extensions","key":"10"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1497561.1497566"},{"year":"2001","author":"de micheli","journal-title":"Readings in Hardware\/Software Co-Design","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1007\/978-1-4615-4515-6"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/BMAS.2006.283461"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/LICS.1996.561342"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1007\/978-1-4615-3636-9"}],"event":{"name":"2011 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2011,11,9]]},"location":"Napa Valley, CA, USA","end":{"date-parts":[[2011,11,11]]}},"container-title":["2011 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6093762\/6113979\/06114163.pdf?arnumber=6114163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:45:27Z","timestamp":1490118327000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6114163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2011.6114163","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}