{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:40:34Z","timestamp":1725442834297},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/hldvt.2011.6114165","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:31:55Z","timestamp":1325878315000},"page":"49-56","source":"Crossref","is-referenced-by-count":3,"title":["Coverage discounting: A generalized approach for testbench qualification"],"prefix":"10.1109","author":[{"given":"P.","family":"Lisherness","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kwang-Ting Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1689(199912)9:4<233::AID-STVR191>3.0.CO;2-3"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.1993.346062"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1002\/stvr.4370040303"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2010.62"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1982.235571"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/229000.226317"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/227607.227610"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340171"},{"key":"12","article-title":"Evaluation of design error models for verification testing of microprocessors","author":"van campenhout","year":"0","journal-title":"IEEE International Workshop on Microprocessor Test and Verification 1998"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218136"},{"journal-title":"OpenRISC Project","year":"2011","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724458"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219009"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-8634-3"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496659"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837333"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TAIC.PART.2007.39"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01702-5_5"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.936381"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"}],"event":{"name":"2011 IEEE International High Level Design Validation and Test Workshop","start":{"date-parts":[[2011,11,9]]},"location":"Napa Valley, CA","end":{"date-parts":[[2011,11,11]]}},"container-title":["2011 IEEE International High Level Design Validation and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6093762\/6113979\/06114165.pdf?arnumber=6114165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:30:26Z","timestamp":1490103026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6114165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2011.6114165","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}