{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:07:38Z","timestamp":1747886858627,"version":"3.41.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418239","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:50:54Z","timestamp":1359586254000},"page":"25-32","source":"Crossref","is-referenced-by-count":0,"title":["Automatic generation of deadlock detection algorithms for a family of microarchitecture description languages of communication fabrics"],"prefix":"10.1109","author":[{"given":"Freek","family":"Verbeek","sequence":"first","affiliation":[{"name":"Radboud University Nijmegen Institute for Computing and Information Sciences PO Box 9010 6500GL Nijmegen, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Schmaltz","sequence":"additional","affiliation":[{"name":"Open University of the Netherlands School of Computer Science PO Box 2960 6401DL Heerlen, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"684","article-title":"Route packets, not wires: on-chip interconnection networks","volume-title":"Proceedings of the Design Automation Conference","author":"Dally"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496662"},{"article-title":"Hunting deadlocks efficiently in micro-architectural models of communication fabrics","volume-title":"Proceedings of Formal Methods in Computer Aided Design (FMCAD \u201911)","author":"Verbeek","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_29"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_45"},{"volume-title":"Constructive verification for component-based systems","year":"2010","author":"Nguyen","key":"ref9"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418239.pdf?arnumber=6418239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:01Z","timestamp":1747805221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6418239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418239","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}