{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:55:31Z","timestamp":1725627331328},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418241","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:50:54Z","timestamp":1359586254000},"page":"41-48","source":"Crossref","is-referenced-by-count":1,"title":["Single-source hardware modeling of different abstraction levels with State Charts"],"prefix":"10.1109","author":[{"given":"Rainer","family":"Findenig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Leitner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371236"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-05089-3_37"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(87)90035-9"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6423(00)00026-5"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/SEFM.2004.1347517"},{"journal-title":"IEEE Standard for IP-XACT Standard Structure for Packaging Integrating and Reusing IP Within Tool Flows","year":"2010","key":"13"},{"key":"14","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1007\/BFb0053597","article-title":"A refinement calculus for statecharts","author":"scholz","year":"1998","journal-title":"Fundamental Approaches to Software Engineering"},{"key":"11","first-page":"13","article-title":"Transaction-level State Charts in UML and SystemC with zero-time evaluation","author":"findenig","year":"0","journal-title":"Proceedings of DVCon 2010 February 2010"},{"key":"12","article-title":"Consistent SystemC and VHDL code generation from State Charts for virtual prototyping and RTL synthesis","author":"findenig","year":"0","journal-title":"Proceedings of DVCon 2011 February 2011"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-69958-5"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8"},{"key":"10","first-page":"915","author":"riccobene","year":"2006","journal-title":"A Model-driven Design Environment for Embedded Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31862-0_15"},{"key":"6","first-page":"282","author":"qin","year":"2003","journal-title":"Mapping Statecharts to Verilog for Hardware\/Software Co-specification"},{"journal-title":"IEEE Standard for IP-XACT Standard Structure for Packaging Integrating and Reusing IP Within Tools Flows","year":"2010","key":"5"},{"journal-title":"OMG Unified Modeling Language Superstructure Version 2 2","year":"2009","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1007\/978-1-4020-8297-9_16","article-title":"SC2 StateCharts to SystemC: Automatic Executable Models Generation","author":"mura","year":"2008","journal-title":"Embedded Systems Specification and Design Languages"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228904"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418241.pdf?arnumber=6418241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T02:11:39Z","timestamp":1562638299000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418241","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}