{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:50:08Z","timestamp":1725630608096},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418242","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:50:54Z","timestamp":1359586254000},"page":"49-55","source":"Crossref","is-referenced-by-count":2,"title":["Using haloes in mixed-signal assertion based verification"],"prefix":"10.1109","author":[{"given":"Dogan","family":"Ulus","sequence":"first","affiliation":[]},{"given":"Alper","family":"Sen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1007\/11603009_2","article-title":"Real time temporal logic: Past, present, future","author":"maler","year":"2005","journal-title":"Formal Modeling and Analysis of Timed Systems"},{"key":"17","first-page":"155","article-title":"Realtime regular expressions for analog and mixed-signal assertions","author":"havlicek","year":"2011","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"18","first-page":"71","article-title":"Monitoring temporal properties of continuous signals","author":"maler","year":"2004","journal-title":"Formal Techniques Modelling and Analysis of Timed and Fault-Tolerant Systems"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090759"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1142\/S0129054110007209"},{"journal-title":"Techniques for the Formal Verification of Analog and Mixed-signal Designs","year":"2008","author":"zaki","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364599"},{"journal-title":"Formal Verification Methodologies for Nonlinear Analog Circuits","year":"2011","author":"steinhorst","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484700"},{"key":"21","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1007\/978-3-540-75454-1_22","article-title":"AMT: A property-based monitoring tool for analog systems","author":"nic?kovic?","year":"2007","journal-title":"Formal Modeling and Analysis of Timed Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497564"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78127-1_26"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456985"},{"journal-title":"Checking timed and hybrid properties Theory and applications","year":"2008","author":"nic?kovic?","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/227595.227602"},{"journal-title":"Assertion Based Analog Mixed Signal Verification","year":"2008","author":"anand","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5396176"},{"key":"5","article-title":"IEEE 1850 PSL: The next generation","author":"foster","year":"0","journal-title":"Proceedings of Design and Verification Conference and Exhibition (DVCON) 2005"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"journal-title":"Using Digital Verification Techniques on Mixed-Signal SoCs with CustomSim and VCS","year":"2011","author":"nunn","key":"9"},{"key":"8","article-title":"PSL\/SVA Assertions in SPICE","author":"o'riordan","year":"0","journal-title":"Proceedings of the Design & Verification Conference &Exhibition 2012"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418242.pdf?arnumber=6418242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T02:11:48Z","timestamp":1562638308000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418242","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}