{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:38:46Z","timestamp":1725424726785},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418244","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:50:54Z","timestamp":1359568254000},"page":"64-70","source":"Crossref","is-referenced-by-count":1,"title":["A functional test generation technique for RTL datapaths"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ITC 99 Benchmarks","year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392794"},{"key":"12","first-page":"15","article-title":"HED: A Canonical and Compact Hybrid Word-Boolean Representation as a Formal Model for Hardware\/Software Co-designs","author":"alizadeh","year":"2007","journal-title":"1st Int Workshop Constraints Formal Verification"},{"key":"3","first-page":"528","article-title":"Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability","author":"fallah","year":"1998","journal-title":"Proc Design Automation Conf (DAC95)"},{"key":"2","first-page":"120","article-title":"Smart Simulation using Collaborative Formal and Simulation Engines","author":"ho","year":"2000","journal-title":"Proc Int Conf CAD (ICCAD)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781346"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043571"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SCAM.2008.36"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270851"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.913758"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419843"},{"key":"8","first-page":"1463","article-title":"Early case slitting and false path detection to improve high level ATPG technique","author":"alizadeh","year":"2011","journal-title":"IEEE International Symposium on Circuits and Systems"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418244.pdf?arnumber=6418244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:49:55Z","timestamp":1490114995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418244","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}