{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:10:02Z","timestamp":1747807802610,"version":"3.41.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418250","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:50:54Z","timestamp":1359586254000},"page":"100-107","source":"Crossref","is-referenced-by-count":0,"title":["Post-silicon verification and debugging with control flow traces and patchable hardware"],"prefix":"10.1109","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[{"name":"VLSI Design and Education Center (VDEC) University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413157"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.46"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090658"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770738"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/359545.359563"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039376"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"volume-title":"FreePDK45 Contents Page","year":"2010","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418250.pdf?arnumber=6418250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:29:34Z","timestamp":1747805374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6418250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418250","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}