{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:23:58Z","timestamp":1766298238904},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/hldvt.2012.6418252","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:50:54Z","timestamp":1359586254000},"page":"110-117","source":"Crossref","is-referenced-by-count":5,"title":["Emulation in post-silicon validation: It's not just for functionality anymore"],"prefix":"10.1109","author":[{"given":"Kyle","family":"Balston","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan J.","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993532"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"journal-title":"Tektronix Clarus SoC Post-Silicon Validation Solution","year":"2012","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164964"},{"key":"11","first-page":"41","article-title":"Directional and Single-Driver Wires in FPGA Interconnect","author":"lemieux","year":"2004","journal-title":"Field-Programmable Technology"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.27"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"2","first-page":"60","article-title":"Reaching coverage closure in post-silicon validation","author":"adir","year":"2011","journal-title":"Haifa Verification Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681429"},{"key":"7","first-page":"91","article-title":"Automating Post-Silicon Debugging and Repair","author":"chang","year":"2007","journal-title":"Computer-Aided Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392804"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228881"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437587"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2011.6113982"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008925"}],"event":{"name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2012,11,9]]},"location":"Huntington Beach, CA, USA","end":{"date-parts":[[2012,11,10]]}},"container-title":["2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412847\/6418230\/06418252.pdf?arnumber=6418252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:49:50Z","timestamp":1490129390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2012.6418252","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}