{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:03:38Z","timestamp":1730225018101,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/hldvt.2016.7748263","type":"proceedings-article","created":{"date-parts":[[2016,11,21]],"date-time":"2016-11-21T21:23:51Z","timestamp":1479763431000},"page":"108-112","source":"Crossref","is-referenced-by-count":1,"title":["Automatically adjusting system level designs after RTL\/gate-level ECO"],"prefix":"10.1109","author":[{"given":"Qinhao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuke","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Solving QBF with Counter example Guided Refinement The 15th International Conference on Theory and Applications of Satisfiability Testing (SAT ‘12)","year":"2012","author":"mikolas","key":"ref4"},{"key":"ref3","first-page":"19","author":"satoshi","year":"2012","journal-title":"SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions Asian Test Symposium (ATS)"},{"key":"ref10","first-page":"517","volume":"22","author":"franjo","year":"2015","journal-title":"Scalable and scope-bounded software verification in Varvel Autom Softw Eng"},{"key":"ref6","first-page":"2052","volume":"103","author":"masahiro","year":"2015","journal-title":"Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design Proceedings of the IEEE"},{"key":"ref5","first-page":"787","author":"masahiro","year":"2013","journal-title":"Partial synthesis through sampling with and without specification International Conference on Computer Aided Design (ICCAD)"},{"year":"0","key":"ref8"},{"key":"ref7","first-page":"290","author":"randall fisher","year":"1998","journal-title":"Compiling for SIMD Within a Register"},{"key":"ref2","first-page":"404","author":"armando","year":"2006","journal-title":"Combinatorial sketching for finite programs ASPLOS 2006"},{"year":"0","key":"ref9"},{"journal-title":"FPGA Logic Synthesis Using Quantified Boolean Satisfiability SAT","year":"2005","author":"andrew","key":"ref1"}],"event":{"name":"2016 IEEE International High Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2016,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2016,10,8]]}},"container-title":["2016 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7746774\/7748241\/07748263.pdf?arnumber=7748263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T12:31:24Z","timestamp":1481113884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7748263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2016.7748263","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}