{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:33:28Z","timestamp":1725608008278},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/hldvt.2017.8167464","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:32:13Z","timestamp":1512671533000},"page":"59-66","source":"Crossref","is-referenced-by-count":6,"title":["RTL level trace signal selection and coverage estimation during post-silicon validation"],"prefix":"10.1109","author":[{"given":"Binod","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783552"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5626-9"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164962"},{"year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref11","first-page":"1369","article-title":"Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug","author":"siamack beigmohammadi","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753280"},{"key":"ref14","first-page":"1","article-title":"On multiplexed signal tracing for post-silicon debug","author":"liu","year":"2011","journal-title":"2011 Design, Automation & Test in Europe"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.19"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139157"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372542"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.66"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2691348"},{"key":"ref27","first-page":"60","author":"adir","year":"2011","journal-title":"Reaching Coverage Closure in Post-silicon Validation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2396083"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177461"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699214"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2538087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358915"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428099"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906761"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060475"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271758"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419813"}],"event":{"name":"2017 IEEE International High-Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2017,10,5]]},"location":"Santa Cruz, CA","end":{"date-parts":[[2017,10,6]]}},"container-title":["2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119415\/8167450\/08167464.pdf?arnumber=8167464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:45Z","timestamp":1516038825000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8167464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2017.8167464","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}