{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:46:04Z","timestamp":1725439564485},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/hldvt.2017.8167466","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:32:13Z","timestamp":1512671533000},"page":"74-81","source":"Crossref","is-referenced-by-count":1,"title":["Thread- and data-level parallel simulation in SystemC, a Bitcoin miner case study"],"prefix":"10.1109","author":[{"given":"Zhongqi","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Schmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guantao","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Doomer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TSE.1979.230182"},{"year":"2011","key":"ref11"},{"key":"ref12","first-page":"487","article-title":"A New Parallel SystemC Kernel Leveraging Manycore Architectures","author":"nicolas ventroux","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2014.2356469"},{"key":"ref14","article-title":"RISC Compiler and Simulator, Beta Release V0. 4. 0: Out-of-Order Parallel Simulatable SystemC Subset","author":"schmidt","year":"2017","journal-title":"Technical Report CECS-17-07"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1837274.1837284"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ASPDAC.2010.5419903"},{"year":"2008","author":"nakamoto","journal-title":"Bitcoin A Peer-to-Peer Electronic Cash System","key":"ref17"},{"year":"0","journal-title":"Descriptions of SHA-256 SHA-384 and SHA-512","key":"ref18"},{"year":"0","journal-title":"SHA-2","key":"ref19"},{"key":"ref28","article-title":"Commercial software benchmark","author":"jamshed","year":"0","journal-title":"Using HPC for Computational Fluid Dynamics A Guide to High Performance Computing for CFD Engineers"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/3061639.3062243"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/ASPDAC.2015.7059044"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TC.1972.5009071"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/84537.84545"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1007\/3-540-18991-2_58"},{"year":"2017","author":"cheng","journal-title":"Thread-and Data-Level Parallel Simulation of a Bitcoin Miner Model in SystemC","key":"ref5"},{"year":"1978","author":"fishman","journal-title":"Principles of Discrete Event Simulation","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ASPDAC.2012.6164949"},{"year":"0","journal-title":"Intel Advanced Vector Extensions Programming Reference","key":"ref2"},{"key":"ref9","first-page":"1","article-title":"Distributed SystemC simulation on manycore servers","author":"viitanen","year":"2016","journal-title":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)"},{"year":"2002","author":"gr\u00f6tker","journal-title":"System Design with SystemC","key":"ref1"},{"year":"0","journal-title":"pooler Jeff Garzik ArtForz Source code for cpuminer","key":"ref20"},{"year":"0","journal-title":"The Intel®Intrinsics Guide","key":"ref22"},{"year":"0","journal-title":"Bitcoin block header","key":"ref21"},{"year":"0","journal-title":"Hyper-Threading Technology","key":"ref24"},{"year":"0","journal-title":"User and Reference Guide for the Intel R C++ Compiler 15 0","key":"ref23"},{"year":"0","journal-title":"Intel R E5-2680 Specification","key":"ref26"},{"year":"0","journal-title":"Intel R E3-1240 Specification","key":"ref25"}],"event":{"name":"2017 IEEE International High-Level Design Validation and Test Workshop (HLDVT)","start":{"date-parts":[[2017,10,5]]},"location":"Santa Cruz, CA","end":{"date-parts":[[2017,10,6]]}},"container-title":["2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119415\/8167450\/08167466.pdf?arnumber=8167466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:44Z","timestamp":1516038824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8167466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hldvt.2017.8167466","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}