{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T21:22:30Z","timestamp":1782854550451,"version":"3.54.5"},"reference-count":63,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,12,7]]},"DOI":"10.1109\/host45689.2020.9300125","type":"proceedings-article","created":{"date-parts":[[2020,12,25]],"date-time":"2020-12-25T22:19:40Z","timestamp":1608934780000},"page":"111-121","source":"Crossref","is-referenced-by-count":6,"title":["Towards the Avoidance of Counterfeit Memory: Identifying the DRAM Origin"],"prefix":"10.1109","author":[{"given":"B. M. S.","family":"Bahar Talukder","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vineetha","family":"Menon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Biswajit","family":"Ray","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tempestt","family":"Neal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md Tauhidur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"CMOS IC layout: concepts, methodologies and tools","author":"clein","year":"2000","journal-title":"Boston Newnes"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0308"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_21"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742069"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3105915"},{"key":"ref37","article-title":"Memory systems: cache, DRAM, disk","author":"jacob","year":"2010","journal-title":"Morgan Kaufmann"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"ref35","author":"kemble","year":"2016","journal-title":"Modifying RAM SPD Data"},{"key":"ref34","year":"0","journal-title":"Serial Presence Detect (SPD) General Standard"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0012-3"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.186"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383895"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2185448.2185471"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.4071\/isom-2011-TA3-Paper5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2018.8373269"},{"key":"ref2","article-title":"Counterfeit Integrated Circuits: Threats, Detection, and Avoidance","author":"forte","year":"2018","journal-title":"CHES"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.03.002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2015.7225334"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501311"},{"key":"ref24","article-title":"EM-based on-chip aging sensor for detection and prevention of counterfeit and recycled ICs","author":"he","year":"2015","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2264063"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228486"},{"key":"ref25","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"2007","journal-title":"16th USENIX Security Symposium"},{"key":"ref50","article-title":"A Revisit to Support Vector Data Description (SVDD)","author":"chang","year":"2013","journal-title":"Technical Report"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1023\/B:MACH.0000008084.60811.49"},{"key":"ref59","article-title":"Linear Dimensionality Reduction: Survey, Insights, and Generalizations","volume":"16","author":"cunningham","year":"2015","journal-title":"Journal of Machine Learning Research"},{"key":"ref58","year":"2010","journal-title":"Complete DDR DDR2 and DDR3 Memory Power Solution Synchronous Buck Controller 3-A LDO Buffered Reference for Embedded Computing Systems"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref56","first-page":"155","article-title":"Uniform Object Generation for Optimizing One-class Classifiers","author":"tax","year":"2001","journal-title":"Journal of Machine Learning Research 2"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/78.650102"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1017\/S026988891300043X"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1142\/S012906571550029X"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1162\/089976600300015565"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951729"},{"key":"ref11","article-title":"How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware","author":"lanteigne","year":"2016","journal-title":"Third I\/O Inc"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158094"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2777262"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2964791.2901453"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2923174"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2019.8662060"},{"key":"ref17","article-title":"DRAM Market to Shrink Substantially in 2019, IHS Markit Reveals","year":"2019","journal-title":"IHS Markit Online Newsroom"},{"key":"ref18","year":"2012","journal-title":"DDR3 SDRAM Standard"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref4","year":"0","journal-title":"Counterfeit Product Alert"},{"key":"ref3","year":"2019","journal-title":"Counterfeit DRAM chip ring found"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3351422.3351424"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966992"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593228"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495572"},{"key":"ref46","author":"deutsch","year":"0","journal-title":"ZLIB Compressed Data Format Specification"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569368"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2409267"},{"key":"ref42","year":"2014","journal-title":"DDR SDRAM MODULE PART NUMBERING"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref44","year":"0","journal-title":"Design Files for ddr3"},{"key":"ref43","year":"2019","journal-title":"Technical support"}],"event":{"name":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"San Jose, CA, USA","start":{"date-parts":[[2020,12,7]]},"end":{"date-parts":[[2020,12,11]]}},"container-title":["2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9300124\/9300255\/09300125.pdf?arnumber=9300125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:56:03Z","timestamp":1656345363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9300125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/host45689.2020.9300125","relation":{},"subject":[],"published":{"date-parts":[[2020,12,7]]}}}