{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:38Z","timestamp":1776955598417,"version":"3.51.4"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,12,7]]},"DOI":"10.1109\/host45689.2020.9300126","type":"proceedings-article","created":{"date-parts":[[2020,12,25]],"date-time":"2020-12-25T22:19:40Z","timestamp":1608934780000},"page":"102-110","source":"Crossref","is-referenced-by-count":15,"title":["Secure Boot from Non-Volatile Memory for Programmable SoC Architectures"],"prefix":"10.1109","author":[{"given":"Franz-Josef","family":"Streit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Fritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Becher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Wildermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Werner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schmidt-Korth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Pschyklenk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"2019","journal-title":"Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs"},{"key":"ref31","author":"barker","year":"2013","journal-title":"Recommendation for Pair-Wise Key Establishment Schemes Using Discrete Logarithm Cryptography SP 800-56A National Institute of Standards and Technology"},{"key":"ref30","year":"2019","journal-title":"Chip ID Intel FPGA IP Cores User Guide"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1314354.1314360"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247459"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311255"},{"key":"ref16","first-page":"5","article-title":"Trusted Design in FPGAs","author":"trimberger","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_7"},{"key":"ref18","first-page":"1","article-title":"Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures","author":"moradi","year":"2012","journal-title":"Cryptographers Track at the RSA Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2017.8354003"},{"key":"ref4","first-page":"51","article-title":"Azure Accelerated Networking: Smart-NICs in the Public Cloud","author":"firestone","year":"2018","journal-title":"15th USENIX Symposium on Networked Systems Design and Implementation ( NSDI 18)"},{"key":"ref27","first-page":"425","article-title":"How to Break Secure Boot on FPGA SoCs through Malicious Hardware","author":"jacob","year":"2017","journal-title":"International Conference on Cryptographic Hardware and Embedded Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3131885.3131932"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1212692"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1145\/2897845.2897924","article-title":"RamCrypt: Kernel-based Address Space Encryption for User-Mode Processes","author":"g\u00f6tzfried","year":"2016","journal-title":"Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.016"},{"key":"ref8","first-page":"292","article-title":"Volatile FPGA design security–a survey","author":"drimer","year":"2008","journal-title":"IEEE Computer Society Annual Volume"},{"key":"ref7","author":"cimpanu","year":"2019","journal-title":"Unpatchable security flaw found in popular SoC boards"},{"key":"ref2","author":"morris","year":"2019","journal-title":"Xilinx Hits the Road with Daimler SoCs to Power Automotive AI Applications"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247460"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641736"},{"key":"ref20","first-page":"158","article-title":"Flash Memory Bumping Attacks","author":"skorobogatov","year":"2010","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68979-9_5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641692"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742069"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.35"},{"key":"ref26","article-title":"Secure Boot in the Zynq-7000 All programmable SoC","author":"sanders","year":"2013","journal-title":"White Paper WP426 (v1 0) Xilinx"},{"key":"ref25","first-page":"302","article-title":"Design, Implementation, and Evaluation of a Vehicular Hardware Security Module","author":"wolf","year":"2011","journal-title":"International Conference on Information Security and Cryptology"}],"event":{"name":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"San Jose, CA, USA","start":{"date-parts":[[2020,12,7]]},"end":{"date-parts":[[2020,12,11]]}},"container-title":["2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9300124\/9300255\/09300126.pdf?arnumber=9300126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:56:03Z","timestamp":1656345363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9300126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/host45689.2020.9300126","relation":{},"subject":[],"published":{"date-parts":[[2020,12,7]]}}}