{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T12:30:20Z","timestamp":1776774620785,"version":"3.51.2"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,12,7]]},"DOI":"10.1109\/host45689.2020.9300259","type":"proceedings-article","created":{"date-parts":[[2020,12,25]],"date-time":"2020-12-25T22:19:40Z","timestamp":1608934780000},"page":"122-131","source":"Crossref","is-referenced-by-count":17,"title":["Hardware\/Software Obfuscation against Timing Side-channel Attack on a GPU"],"prefix":"10.1109","author":[{"given":"Elmira","family":"Karimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunsi","family":"Fei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"222","article-title":"Hardware countermeasures against dpa–a statistical analysis of their effectiveness","author":"mangard","year":"2004","journal-title":"Cryptographers Track at the RSA Conference"},{"key":"ref32","first-page":"52","article-title":"Software mitigations to hedge aes against cache-based software side channel vulnerabilities","volume":"2006","author":"brickell","year":"2006","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1145\/1273440.1250723","article-title":"New cache designs for thwarting software cachebased side channel attacks","volume":"35","author":"wang","year":"2007","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548560"},{"key":"ref11","first-page":"79","article-title":"Exploiting the power of gpus for asymmetric cryptography","author":"szerwinski","year":"2008","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.119"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24712-5_16"},{"key":"ref14","author":"patterson","year":"2013","journal-title":"Vulnerability analysis of GPU computing"},{"key":"ref15","article-title":"A timing side-shannel atack on a mobile gpu","volume":"2018","author":"karimi","year":"2018","journal-title":"ICCD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446081"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060462"},{"key":"ref18","first-page":"11","article-title":"Breakthrough aes performance with intel aes new instructions","author":"akdemir","year":"2010","journal-title":"White Paper"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00023"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317978"},{"key":"ref4","author":"corporation","year":"2018","journal-title":"Gpu-accelerated applications"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2019.8771332"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1401132.1401152"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPC.2007.4728256"},{"key":"ref29","author":"bernstein","year":"2005","journal-title":"Cache-timing attacks on AES"},{"key":"ref5","author":"corporation","year":"2018","journal-title":"CUDA Toolkit Documentation v10 0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161242"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IC-NC.2010.49"},{"key":"ref2","author":"kaeli","year":"2015","journal-title":"Heterogeneous Computing with OpenCL"},{"key":"ref9","first-page":"6v","article-title":"Parallel aes algorithm for fast data encryption on gpu","volume":"6","author":"le","year":"2010","journal-title":"Computer Engineering and Technology (ICCET) 2010 2nd International Conference on"},{"key":"ref1","first-page":"1","article-title":"The opencl specification","author":"aaftab","year":"2009","journal-title":"2009 IEEE Hot Chips 21 Symposium (HCS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref22","first-page":"409","article-title":"Scalable cache miss handling for high memory-level parallelism","author":"tuck","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00108"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383918"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050882"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702665"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927112"}],"event":{"name":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"San Jose, CA, USA","start":{"date-parts":[[2020,12,7]]},"end":{"date-parts":[[2020,12,11]]}},"container-title":["2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9300124\/9300255\/09300259.pdf?arnumber=9300259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:56:03Z","timestamp":1656345363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9300259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/host45689.2020.9300259","relation":{},"subject":[],"published":{"date-parts":[[2020,12,7]]}}}