{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T23:08:36Z","timestamp":1780096116667,"version":"3.54.0"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,7]],"date-time":"2020-12-07T00:00:00Z","timestamp":1607299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,12,7]]},"DOI":"10.1109\/host45689.2020.9300277","type":"proceedings-article","created":{"date-parts":[[2020,12,25]],"date-time":"2020-12-25T22:19:40Z","timestamp":1608934780000},"page":"284-294","source":"Crossref","is-referenced-by-count":24,"title":["Attack of the Genes: Finding Keys and Parameters of Locked Analog ICs Using Genetic Algorithm"],"prefix":"10.1109","author":[{"given":"Rabin Yu","family":"Acharya","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sreeja","family":"Chowdhury","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fatemeh","family":"Ganji","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","volume":"646","author":"maloberti","year":"2006","journal-title":"Analog Design for CMOS VLSI Systems"},{"key":"ref38","first-page":"337","article-title":"Z3: An efficient smt solver","author":"de moura","year":"2008","journal-title":"Intrl Conf on Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30668-1_15"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36675-8_2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_11"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000113"},{"key":"ref37","author":"salvaire","year":"0","journal-title":"Pyspice"},{"key":"ref36","article-title":"The satisfiability modulo theories library","author":"barrett","year":"2010"},{"key":"ref35","author":"ramirez","year":"2018","journal-title":"A Framework for Autonomous Generation of Strategies in Satisfiability Modulo Theories"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/11941439_89"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/electronics4030541"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2017.7948072"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2016.7524239"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"97","DOI":"10.46586\/tches.v2019.i1.97-122","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the sat attacks","volume":"2019","author":"azar","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702671"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00075"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758657"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987599"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0024-z"},{"key":"ref27","first-page":"1411","article-title":"Pareto Front Analog Layout Placement Using Satisfiability Modulo Theories","author":"sherif m saif","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968235"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0044-3"},{"key":"ref5","year":"2012","journal-title":"Top 5 Most Counterfeited Parts Represent A $169 Billion Potential Challenge for Global Semiconductor Market"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref7","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"16th USENIX Security Symp (USENIX Security 07)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49025-0"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-11824-6","author":"tehranipoor","year":"2015","journal-title":"Counterfeit Integrated Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942134"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cplx.6130010108"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3927.001.0001","author":"mitchell","year":"1996","journal-title":"An Introduction to Genetic Algorithms"},{"key":"ref24","author":"zebulum","year":"2001","journal-title":"Evolutionary Electronics Automatic Design of Electronic Circuits and Systems by Genetic Algorithms"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/4.924852","article-title":"Concepts and methods in optimization of integrated LC VCOs","volume":"36","author":"ham","year":"2001","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref23","author":"sivanandam","year":"2007","journal-title":"Introduction to Genetic Algorithms"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75596-8_7"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00075"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1995.489161"},{"key":"ref43","article-title":"Design of class-D audio power amplifiers in 130 nm SOI-BCD technology for automotive applications","author":"el khadiri","year":"2015","journal-title":"WSEAS Transaction on circuits and systems"}],"event":{"name":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"San Jose, CA, USA","start":{"date-parts":[[2020,12,7]]},"end":{"date-parts":[[2020,12,11]]}},"container-title":["2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9300124\/9300255\/09300277.pdf?arnumber=9300277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,20]],"date-time":"2024-08-20T04:54:15Z","timestamp":1724129655000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9300277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,7]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/host45689.2020.9300277","relation":{},"subject":[],"published":{"date-parts":[[2020,12,7]]}}}