{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:09:57Z","timestamp":1780445397696,"version":"3.54.1"},"reference-count":50,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,12]],"date-time":"2021-12-12T00:00:00Z","timestamp":1639267200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,12]],"date-time":"2021-12-12T00:00:00Z","timestamp":1639267200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1901901"],"award-info":[{"award-number":["1901901"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,12]]},"DOI":"10.1109\/host49136.2021.9702277","type":"proceedings-article","created":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T06:21:12Z","timestamp":1644906072000},"page":"91-101","source":"Crossref","is-referenced-by-count":26,"title":["Cross-VM Information Leaks in FPGA-Accelerated Cloud Environments"],"prefix":"10.1109","author":[{"given":"Ilias","family":"Giechaskiel","sequence":"first","affiliation":[{"name":"Independent Researcher,London,United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanquan","family":"Tian","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jakub","family":"Szefer","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"0","journal-title":"FPGA cloud server"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"ref33","author":"lord","year":"0","journal-title":"Hdparm"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808011"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/54.825679"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2955119"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964194"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161068"},{"key":"ref35","year":"0","journal-title":"Xilinx Alveo accelerator cards"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00039"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9157-4"},{"key":"ref27","year":"0","journal-title":"FPGA-accelerated cloud server"},{"key":"ref29","author":"jin","year":"2020","journal-title":"Security of Cloud FPGAs A Survey"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.12.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00017"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.44"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00010"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref50","article-title":"Temperature-aware cooperative ring oscillator PUF","author":"yin","year":"0","journal-title":"IEEE International Workshop on Hardware-Oriented Security and Trust (HOST)"},{"key":"ref10","year":"0","journal-title":"Aws Marketplace"},{"key":"ref11","year":"0","journal-title":"AWS Shell Interface Specifcation"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00029"},{"key":"ref12","year":"0","journal-title":"CL_DRAM_DMA custom logic example"},{"key":"ref13","year":"0","journal-title":"F1 FPGA application note How to use the PCIe peer-2-peer version 1 0"},{"key":"ref14","year":"0","journal-title":"FPGA developer AMI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927390"},{"key":"ref16","year":"0","journal-title":"FPGA cloud compute"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3030207.3030230"},{"key":"ref18","year":"0","journal-title":"DeepField-SR video super resolution hardware accelerator"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_212"},{"key":"ref4","year":"0","journal-title":"Developer Preview-EC2 Instances (F1) with Programmable Hardware"},{"key":"ref3","year":"0","journal-title":"Alibaba Instance Families"},{"key":"ref6","year":"0","journal-title":"F1 FPGA application note How to use write combining to improve PCIe bus performance"},{"key":"ref5","year":"0","journal-title":"The agility of F1 Accelerate your applications with custom com pute power"},{"key":"ref8","year":"0","journal-title":"Official repository of the AWS EC2 FPGA hardware and software development kit-github"},{"key":"ref7","year":"0","journal-title":"Amazon EC2 P4d instances deep dive"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_21"},{"key":"ref9","year":"0","journal-title":"Amazon EC2 Instance Types"},{"key":"ref46","author":"waterland","year":"0","journal-title":"Stress"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2020.2992548"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714882"},{"key":"ref47","year":"0","journal-title":"UltraScale FPGA Product Tables and Product Selection Guide"},{"key":"ref42","article-title":"Fin gerprinting cloud FPGA infrastructures","author":"tian","year":"0","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref41","article-title":"Temporal thermal covert channels in cloud FP-GAs","author":"tian","year":"0","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538777"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00035"}],"event":{"name":"2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Tysons Corner, VA, USA","start":{"date-parts":[[2021,12,12]]},"end":{"date-parts":[[2021,12,15]]}},"container-title":["2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9702149\/9702266\/09702277.pdf?arnumber=9702277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,16]],"date-time":"2022-05-16T20:44:31Z","timestamp":1652733871000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9702277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,12]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/host49136.2021.9702277","relation":{},"subject":[],"published":{"date-parts":[[2021,12,12]]}}}