{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T10:25:18Z","timestamp":1771928718451,"version":"3.50.1"},"reference-count":57,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,12]],"date-time":"2021-12-12T00:00:00Z","timestamp":1639267200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,12]],"date-time":"2021-12-12T00:00:00Z","timestamp":1639267200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,12]]},"DOI":"10.1109\/host49136.2021.9702288","type":"proceedings-article","created":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T06:21:12Z","timestamp":1644906072000},"page":"292-303","source":"Crossref","is-referenced-by-count":12,"title":["JANUS: Boosting Logic Obfuscation Scope Through Reconfigurable FSM Synthesis"],"prefix":"10.1109","author":[{"given":"Leon","family":"Li","sequence":"first","affiliation":[{"name":"University of California, San Diego,CSE Department,La Jolla,CA,92093"}]},{"given":"Shuyi","family":"Ni","sequence":"additional","affiliation":[{"name":"University of California, San Diego,CSE Department,La Jolla,CA,92093"}]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[{"name":"University of California, San Diego,CSE Department,La Jolla,CA,92093"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref32","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"massad","year":"2017","journal-title":"ArXiv Preprint"},{"key":"ref31","first-page":"175","article-title":"Caslock: A security-corruptibility trade-off resilient logic locking scheme","author":"shakya","year":"2020","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"ref37","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359576"},{"key":"ref34","first-page":"56","article-title":"SAIL: Machine learning guided structural analysis attack on hardware obfus-cation","author":"chakraborty","year":"0","journal-title":"Asian Hardware Oriented Security and Trust Symposium (AsianHOST)"},{"key":"ref28","first-page":"97","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","author":"azar","year":"2019","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref27","first-page":"1","article-title":"Timing SAT: Decamouflaging timing-based logic obfuscation","author":"li","year":"0","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415668"},{"key":"ref2","year":"2012","journal-title":"Top 5 Most Counterfeited Parts Represent A $169 Billion Potential Challenge for Global Semiconductor Market"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"ref24","first-page":"91","article-title":"TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing","author":"li zhang","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"ref50","first-page":"796","article-title":"The end of logic locking? a critical view on the security of logic locking","volume":"2019","author":"engels","year":"0","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196615"},{"key":"ref56","article-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470387"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.12.007"},{"key":"ref53","first-page":"1","article-title":"Is backside the new backdoor in modern SoCs?","author":"nidish","year":"0","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref52","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"tan","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref14","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"0","journal-title":"Proceedings of the 16th USENIX Security Symposium"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref19","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"0","journal-title":"International Workshop for Logic Synthesis (IWLS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2015.7024511"},{"key":"ref3","article-title":"NSA devises radio pathway into computers","volume":"1","author":"sanger","year":"2014","journal-title":"The New York Times"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38527-8_16"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2019.00030"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1002\/0471786411"},{"key":"ref47","first-page":"2625","volume":"28","author":"meyerhenke","year":"2017","journal-title":"Parallel Graph Partitioning for Complex Networks"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"}],"event":{"name":"2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Tysons Corner, VA, USA","start":{"date-parts":[[2021,12,12]]},"end":{"date-parts":[[2021,12,15]]}},"container-title":["2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9702149\/9702266\/09702288.pdf?arnumber=9702288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,16]],"date-time":"2022-05-16T20:44:36Z","timestamp":1652733876000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9702288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,12]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/host49136.2021.9702288","relation":{},"subject":[],"published":{"date-parts":[[2021,12,12]]}}}