{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T18:08:40Z","timestamp":1759514920759,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T00:00:00Z","timestamp":1656288000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T00:00:00Z","timestamp":1656288000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,27]]},"DOI":"10.1109\/host54066.2022.9840060","type":"proceedings-article","created":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T20:53:39Z","timestamp":1660078419000},"page":"81-84","source":"Crossref","is-referenced-by-count":7,"title":["Insertion of random delay with context-aware dummy instructions generator in a RISC-V processor"],"prefix":"10.1109","author":[{"given":"Gaetan","family":"Leplus","sequence":"first","affiliation":[{"name":"LETI, CEA,Grenoble,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Savry","sequence":"additional","affiliation":[{"name":"LETI, CEA,Grenoble,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[{"name":"Jean Monnet University,Laboratoire Hubert Curien,Saint-Etienne,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.15"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47719-5_11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24660-2_18"},{"journal-title":"Feature Extraction for Side-Channel Attacks","year":"2018","author":"cagli","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_12"},{"key":"ref8","first-page":"65","article-title":"ERIST: An Efficient Randomized Instruction Insertion Technique to Counter Side-Channel Attacks","volume":"43","author":"he","year":"0","journal-title":"IAENG Int J Comput Sci"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37288-9_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2345770.2345782"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1 25"}],"event":{"name":"2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2022,6,27]]},"location":"McLean, VA, USA","end":{"date-parts":[[2022,6,30]]}},"container-title":["2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9839666\/9839669\/09840060.pdf?arnumber=9840060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,29]],"date-time":"2022-08-29T21:53:04Z","timestamp":1661809984000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9840060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,27]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/host54066.2022.9840060","relation":{},"subject":[],"published":{"date-parts":[[2022,6,27]]}}}