{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:41:56Z","timestamp":1773841316648,"version":"3.50.1"},"reference-count":68,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1109\/host55118.2023.10133713","type":"proceedings-article","created":{"date-parts":[[2023,5,25]],"date-time":"2023-05-25T17:29:36Z","timestamp":1685035776000},"page":"68-79","source":"Crossref","is-referenced-by-count":2,"title":["SCALE: Secure and Scalable Cache Partitioning"],"prefix":"10.1109","author":[{"given":"Nadja Ramh\u00f6j","family":"Holtryd","sequence":"first","affiliation":[{"name":"Chalmers University of Technology,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhavan","family":"Manivannan","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology,Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","author":"dwork","year":"2006","journal-title":"Calibrating Noise to Sensitivity in Private Data Analysis"},{"key":"ref57","first-page":"2839","article-title":"Composable cachelets: Protecting enclaves from cache Side-Channel attacks","author":"townley","year":"2022","journal-title":"31st USENIX Security Symposium (USENIX Security 22)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11787006_1"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/12.144619"},{"key":"ref15","first-page":"104","volume":"2018 febru","author":"el-sayed","year":"0","journal-title":"Kpart A hybrid cache partitioning-sharing technique for commodity multicores"},{"key":"ref59","author":"tsai","year":"2020","journal-title":"Safecracker Leaking secrets through compressed caches"},{"key":"ref14","volume":"9","author":"dwork","year":"2014","journal-title":"The Algorithmic Foundations of Differential Privacy"},{"key":"ref58","author":"trilla","year":"2018","journal-title":"Cache side-channel attacks and time-predictability in high-performance critical real-time systems"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2986204"},{"key":"ref52","first-page":"639","article-title":"Robust website fingerprinting through the cache occupancy channel","author":"shusterman","year":"2019","journal-title":"28th USENIX Security Symposium (USENIX Security 19)"},{"key":"ref11","volume":"8","author":"domnitser","year":"2012","journal-title":"Non-monopolizable caches Low-complexity mitigation of cache side channel attacks"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24086"},{"key":"ref10","first-page":"3574","article-title":"Collecting telemetry data privately","author":"ding","year":"2017","journal-title":"Proceedings of the 31st International Conference on Neural Information Processing Systems ser NIPS'17"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","article-title":"Flush + flush: A fast and stealthy cache attack","author":"gruss","year":"2016","journal-title":"Detection of Intrusions and Malware and Vulnerability Assessment"},{"key":"ref16","article-title":"Cachefx: A framework for evaluating cache security","author":"genkin","year":"2022","journal-title":"arXiv preprint arXiv 2201 11377"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"ref18","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"24th USENIX Security Symposium (USENIX Security 15)"},{"key":"ref51","author":"shin","year":"2018","journal-title":"Unveiling hardware-based data prefetcher a hidden source of information leakage"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/605402.605403"},{"key":"ref46","article-title":"MIRAGE: Mitigating conflict-based cache attacks with a practical fully-associative design","author":"saileshwar","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"key":"ref45","author":"saileshwar","year":"2021","journal-title":"Bespoke cache enclaves Fine-grained and scalable isolation from cache side-channels via flexible set-partitioning"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/UBMK.2019.8907000"},{"key":"ref47","first-page":"57","article-title":"Vantage: Scalable and efficient fine-grain cache partitioning","author":"sanchez","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref41","article-title":"Advanced profiling for probabilistic prime + probe attacks and covert channels in scattercache","volume":"abs 1908 3383","author":"purnal","year":"2019","journal-title":"CoRR"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref43","author":"qureshi","year":"2019","journal-title":"New attacks and defense for encrypted-address cache"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00061"},{"key":"ref8","author":"dessouky","year":"2019","journal-title":"Hybcache Hybrid side-channel-resilient caches for trusted execution environments"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref9","author":"dessouky","year":"2021","journal-title":"Chunked-cache On-demand and scalable cache isolation for security architectures"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2964212"},{"key":"ref3","article-title":"Jigsaw: Scalable software-defined caches","author":"beckmann","year":"0","journal-title":"Proc PACT-22"},{"key":"ref6","author":"bourgeat","year":"2019","journal-title":"Mi6 Secure enclaves in a speculative out-of-order processor"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00092"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2996021"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref37","first-page":"645","article-title":"Lord of the ring(s): Side channel attacks on the CPU on-chip ring interconnect are practical","author":"paccagnella","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref2","first-page":"20","article-title":"Acoustic side-channel attacks on printers","author":"backes","year":"2010","journal-title":"Proceedings of the 19th USENIX Conference on Security Ser USENIX Security'10"},{"key":"ref1","author":"allan","year":"2016","journal-title":"Amplifying side channels through performance degradation"},{"key":"ref39","first-page":"974","author":"percival","year":"2005","journal-title":"Cache missing for fun and profit"},{"key":"ref38","author":"page","year":"2005","journal-title":"Partitioned Cache Architecture As A Side-channel Defence Mechanism"},{"key":"ref24","first-page":"189","article-title":"STEALTHMEM: Systemlevel protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"21st USENIX Security Symposium (USENIX Security 2012)"},{"key":"ref68","first-page":"719","article-title":"Flush + reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"23rd USENIX Security Symposium (USENIX Security 14)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9018-y"},{"key":"ref67","author":"yan","year":"2017","journal-title":"Secure hierarchy-aware cache replacement policy (sharp) Defending against cache-based side channel atacks"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Advances in Cryptology ? CRYPTO? 99"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00066"},{"key":"ref64","volume":"35","author":"wang","year":"2007","journal-title":"New Cache Designs for Thwarting Software Cache-based Side Channel Attacks"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"ref66","first-page":"9","article-title":"Whispers in the hyper-space: High-speed covert channel attacks in the cloud","author":"wu","year":"2012","journal-title":"Proceedings of the 21st USENIX Conference on Security Symposium Ser Security'12"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.55"},{"key":"ref65","first-page":"675","article-title":"Scattercache: Thwarting cache attacks via cache set randomization","author":"werner","year":"2019","journal-title":"28th USENIX Security Symposium (USENIX Security 19)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749731"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541976"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056026"},{"key":"ref61","article-title":"Volcano: Stateless cache side-channel attack by exploiting mesh interconnect","volume":"abs 2103 4533","author":"wan","year":"2021","journal-title":"ArXiv"}],"event":{"name":"2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"San Jose, CA, USA","start":{"date-parts":[[2023,5,1]]},"end":{"date-parts":[[2023,5,4]]}},"container-title":["2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10132842\/10132914\/10133713.pdf?arnumber=10133713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T17:45:50Z","timestamp":1687196750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10133713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":68,"URL":"https:\/\/doi.org\/10.1109\/host55118.2023.10133713","relation":{},"subject":[],"published":{"date-parts":[[2023,5,1]]}}}