{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:50:57Z","timestamp":1747893057534,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,6]]},"DOI":"10.1109\/host55342.2024.10545352","type":"proceedings-article","created":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T17:21:52Z","timestamp":1717694512000},"page":"128-138","source":"Crossref","is-referenced-by-count":1,"title":["Prioritizing Information Flow Violations: Generation of Ranked Security Assertions for Hardware Designs"],"prefix":"10.1109","author":[{"given":"Avinash","family":"Ayalasomayajula","sequence":"first","affiliation":[{"name":"University of Florida"}]},{"given":"Nusrat","family":"Farzana","sequence":"additional","affiliation":[{"name":"University of Florida"}]},{"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"University of Illinois Chicago"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000170"},{"volume-title":"Introduction to hardware security and trust","year":"2011","author":"Tehranipoor","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2009.159"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834396"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.12"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2012.2189105"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240839"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2013.2241176"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1145\/1065579.1065786","article-title":"Iodine: a tool to automatically infer dynamic invariants for hardware designs","volume-title":"Proceedings. 42nd Design Automation Conference, 2005.","author":"Hangal","year":"2005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3565801"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3474376.3487286"},{"key":"ref16","article-title":"System-on-Chip Security Assertions","volume":"abs\/2001.06719","author":"Lyu","year":"2020","journal-title":"ArXiv"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897992"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/360051.360056"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.21236\/ADA462529"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref22","article-title":"Meltdown: Reading kernel memory from user space","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp","year":"2018"},{"journal-title":"org\/document\/8299595","article-title":"1800\u20132017 - IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language","year":"2024","key":"ref23"},{"key":"ref24","article-title":"Llm-assisted generation of hardware assertions","volume":"abs\/2306.14027","author":"Kande","year":"2023","journal-title":"ArXiv"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3343970"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740840"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441039"},{"journal-title":"Synopsys","key":"ref28","article-title":"VCS Functional Verification Solution"},{"journal-title":"Cadence","key":"ref29","article-title":"JasperGold Formal Verification"}],"event":{"name":"2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2024,5,6]]},"location":"Tysons Corner, VA, USA","end":{"date-parts":[[2024,5,9]]}},"container-title":["2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10545333\/10545347\/10545352.pdf?arnumber=10545352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,9]],"date-time":"2024-06-09T04:17:27Z","timestamp":1717906647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10545352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,6]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/host55342.2024.10545352","relation":{},"subject":[],"published":{"date-parts":[[2024,5,6]]}}}