{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T06:21:47Z","timestamp":1748758907591,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,6]]},"DOI":"10.1109\/host55342.2024.10545383","type":"proceedings-article","created":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T17:21:52Z","timestamp":1717694512000},"page":"199-210","source":"Crossref","is-referenced-by-count":0,"title":["Security Aspects of Masking on FPGAs"],"prefix":"10.1109","author":[{"given":"Barbara","family":"Gigerl","sequence":"first","affiliation":[{"name":"Graz University of Technology,Graz,Austria"}]},{"given":"Kevin","family":"Pretterhofer","sequence":"additional","affiliation":[{"name":"Graz University of Technology,Graz,Austria"}]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[{"name":"Graz University of Technology,Graz,Austria"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978427"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1109\/SP46214.2022.9833600","article-title":"Ironmask: Versatile verification of masking security","volume-title":"43rd IEEE Symposium on Security and Privacy, SP 2022","author":"Bela\u00efd","year":"2022"},{"key":"ref4","first-page":"303","article-title":"Theory of masking with codewords in hardware: low-weight dth-order correlation-immune boolean functions","author":"Bhasin","year":"2013","journal-title":"IACR Cryptol. ePrint Arch"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78375-8_11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3022979"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_10"},{"volume-title":"Retiming in vivado synthesis","year":"2023","author":"Dudha","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.89-120"},{"key":"ref13","first-page":"1469","article-title":"Coco: Co-design and co-verification of masked software implementations on cpus","volume-title":"30th USENIX Security Symposium, USENIX Security 2021","author":"Gigerl","year":"2021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140239"},{"key":"ref15","article-title":"A testing methodology for side-channel resistance validation","author":"Goodwill","year":"2011","journal-title":"NIST Non-Invasive Attack Testing Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996426"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.21"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-5906-5_31"},{"key":"ref20","first-page":"1","article-title":"COCOALMA: A versatile masking verifier","volume-title":"Formal Methods in Computer Aided Design, FMCAD 2021","author":"Hadzic","year":"2021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-64837-4_26"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.09.003"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-30634-1_20"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.431-468"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139814782"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_9"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47989-6_37"},{"key":"ref33","first-page":"296","article-title":"From theory to practice of private circuit: A cautionary note","volume-title":"33rd IEEE International Conference on Computer Design, ICCD 2015","author":"Roy","year":"2015"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586165"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140227"},{"key":"ref36","article-title":"Combinational logic design for AES subbyte transformation on masked data","volume":"236","author":"Trichina","year":"2003","journal-title":"IACR Cryptol. ePrint Arch"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2018.5244"},{"volume-title":"Yosys open synthesis suite","author":"Wolf","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/18.6037"},{"volume-title":"Xilinx: 7 series fpgas configurable logic block user guide (ug474)","year":"2016","key":"ref40"},{"volume-title":"Xilinx: Vivado design suite user guide implementation (ug904)","year":"2016","key":"ref41"},{"volume-title":"Xilinx: Ultrafast design methodology guide for fpgas and socs (ug949)","year":"2022","key":"ref42"},{"volume-title":"Xilinx: Vivado design suite 7 series fpga and zynq 7000 soc libraries guide (ug953)","year":"2022","key":"ref43"}],"event":{"name":"2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2024,5,6]]},"location":"Tysons Corner, VA, USA","end":{"date-parts":[[2024,5,9]]}},"container-title":["2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10545333\/10545347\/10545383.pdf?arnumber=10545383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,9]],"date-time":"2024-06-09T04:12:22Z","timestamp":1717906342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10545383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,6]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/host55342.2024.10545383","relation":{},"subject":[],"published":{"date-parts":[[2024,5,6]]}}}