{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:24:49Z","timestamp":1725769489001},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T00:00:00Z","timestamp":1714953600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,6]]},"DOI":"10.1109\/host55342.2024.10545398","type":"proceedings-article","created":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T17:21:52Z","timestamp":1717694512000},"page":"373-377","source":"Crossref","is-referenced-by-count":0,"title":["Data-Oblivious ML Accelerators Using Hardware Security Extensions"],"prefix":"10.1109","author":[{"given":"Hossam","family":"ElAtali","sequence":"first","affiliation":[{"name":"University of Waterloo"}]},{"given":"John Z.","family":"Jekel","sequence":"additional","affiliation":[{"name":"University of Waterloo"}]},{"given":"Lachlan J.","family":"Gunn","sequence":"additional","affiliation":[{"name":"Aalto University"}]},{"given":"N.","family":"Asokan","sequence":"additional","affiliation":[{"name":"University of Waterloo"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23061"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2024.24105"},{"key":"ref3","article-title":"SonicBOOM: The 3rd generation berkeley out-of-order machine","volume-title":"Proceedings of the Workshop on Computer Architecture Research with RISC-V","author":"Zhao","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837655"},{"volume-title":"NVIDIA H100 tensor core gpu architecture","year":"2023","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"}],"event":{"name":"2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2024,5,6]]},"location":"Tysons Corner, VA, USA","end":{"date-parts":[[2024,5,9]]}},"container-title":["2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10545333\/10545347\/10545398.pdf?arnumber=10545398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,9]],"date-time":"2024-06-09T04:17:55Z","timestamp":1717906675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10545398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/host55342.2024.10545398","relation":{},"subject":[],"published":{"date-parts":[[2024,5,6]]}}}