{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:06:53Z","timestamp":1784182013261,"version":"3.55.0"},"reference-count":45,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,4]]},"DOI":"10.1109\/host68814.2026.11604602","type":"proceedings-article","created":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T20:02:14Z","timestamp":1784145734000},"page":"383-393","source":"Crossref","is-referenced-by-count":0,"title":["Forgotten but Not Gone: Residual Data Exfiltration Attack Against on-Chip FPGA Memories"],"prefix":"10.1109","author":[{"given":"Bharadwaj","family":"Madabhushi","sequence":"first","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chandra Sekhar","family":"Mummidi","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"ref2","volume-title":"Secure Coding in C and C++","author":"Seacord","year":"2013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45472-5_9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1515\/popets-2017-0016"},{"key":"ref5","volume-title":"Introduction to Kernels in Vitis","year":"2026"},{"key":"ref6","author":"Corporation","year":"2026","journal-title":"Defining a Kernel for FPGAs"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950432"},{"key":"ref9","first-page":"1803","article-title":"The unpatchable silicon: a full break of the bitstream encryption of xilinx 7-series \\{FPGAs\\}","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Ender"},{"key":"ref10","article-title":"An end-to-end bitstream tamper attack against flip-chip fpgas","author":"Rahman","year":"2021","journal-title":"Cryptology ePrint Archive"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3656644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3063306"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3713078"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00040"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545396"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546527"},{"key":"ref19","volume-title":"EC2 F1","year":"2023"},{"key":"ref20","volume-title":"Deep dive into alibaba cloud f3 fpga-as-a-service instances","author":"Cloud","year":"2025"},{"key":"ref21","volume-title":"Baidu Ultrascale+","year":"2025"},{"key":"ref22","year":"2025","journal-title":"Zynq amd"},{"key":"ref23","volume-title":"PetaLinux tools reference guide","year":"2024"},{"key":"ref24","volume-title":"Vitis AI User Guide (UG1414)","year":"2023"},{"key":"ref25","volume-title":"Alibaba cloud fpga best practices","author":"Cloud","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3731545.3731582"},{"key":"ref27","author":"Ramhorst","year":"2025","journal-title":"Coyote v2: Towards opensource, reusable infrastructure and abstractions for fpgas"},{"key":"ref28","volume-title":"Xrt xbutil utility documentation","year":"2024"},{"key":"ref29","volume-title":"Dynamic function exchange (dfx)","year":"2024"},{"key":"ref30","volume-title":"ZCU104 Board User guide"},{"key":"ref31","volume-title":"Vitis software platform release notes","year":"2023"},{"key":"ref32","volume-title":"Creating and using vitis platforms - vitis accelerated embedded design","year":"2023"},{"key":"ref33","first-page":"2025","year":"2022","journal-title":"Zynq UltraScale+ MPSoC Technical Reference Manual"},{"key":"ref34","volume-title":"Vitis high-level synthesis user guide","year":"2025"},{"key":"ref35","volume-title":"Xilinx runtime (xrt) documentation","year":"2023"},{"key":"ref36","volume-title":"Vitis unified software platform overview","year":"2023"},{"key":"ref37","first-page":"1","article-title":"Data-driven hls optimization for reconfigurable accelerators","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Ferikoglou"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.22323\/1.414.0243"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786085"},{"key":"ref40","volume-title":"Axi bram controller product guide","year":"2023"},{"key":"ref41","first-page":"2025","author":"University Program","journal-title":"Impropute performance lab - xilinx university program"},{"key":"ref42","volume-title":"#pragma hls bind_op_storage documentation","year":"2020"},{"key":"ref43","volume-title":"Vitis hls user guide (ug1399) - hls pragmas","year":"2025"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658894"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/CloudNet53349.2021.9657109"}],"event":{"name":"2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Washington, DC, USA","start":{"date-parts":[[2026,5,4]]},"end":{"date-parts":[[2026,5,7]]}},"container-title":["2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11604575\/11604182\/11604602.pdf?arnumber=11604602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:25:53Z","timestamp":1784179553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11604602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,4]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/host68814.2026.11604602","relation":{},"subject":[],"published":{"date-parts":[[2026,5,4]]}}}