{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:07:04Z","timestamp":1784182024568,"version":"3.55.0"},"reference-count":88,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,4]]},"DOI":"10.1109\/host68814.2026.11604695","type":"proceedings-article","created":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T20:02:14Z","timestamp":1784145734000},"page":"1-13","source":"Crossref","is-referenced-by-count":0,"title":["SnoopyPower! Remote Power Attacks on Cache and Coherence Paths"],"prefix":"10.1109","author":[{"given":"Eliott","family":"Qu\u00e9r\u00e9","sequence":"first","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA,CentraleSupélec"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maria M\u00e9ndez","family":"Real","sequence":"additional","affiliation":[{"name":"Univ Bretagne-Sud,Lab-STICC, UMR 6285"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Palumbo","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA,CentraleSupélec"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Rokicki","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA,CentraleSupélec"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[{"name":"Univ Lyon, UJM-Saint-Étienne, CNRS,Lab. Hubert Curien, UMR 5516"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rub\u00e9n","family":"Salvador","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA,CentraleSupélec"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2018.8383912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0609-3"},{"key":"ref3","first-page":"549","article-title":"\\{ARMageddon\\}: Cache attacks on mobile devices","volume-title":"25th USENIX Security Symposium (USENIX Security 16)","author":"Lipp","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"ref5","first-page":"1955","article-title":"The gates of time: Improving cache attacks with transient execution","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Katzman","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3579856.3590332"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-025-07340-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3498337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3544102"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref15","first-page":"679","article-title":"Hertzbleed: Turning power \\{Side-Channel\\} attacks into remote timing attacks on x86","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Wang","year":"2022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3126150"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139051224"},{"key":"ref21","volume-title":"revision r4p1, available from ARM Developer documentation","year":"2011"},{"key":"ref22","volume-title":"document ID: DDI 0246 (various revisions)","year":"2011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32946-3_23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43826-8_3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38631-2_53"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-99073-6_9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833692"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549340"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/app11146662"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICOIN50884.2021.9334005"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/2000064.2000108","article-title":"Dark silicon and the end of multicore scaling","volume-title":"Proceedings of the 38th annual international symposium on Computer architecture","author":"Esmaeilzadeh","year":"2011"},{"key":"ref34","volume-title":"Achronix vectorpath accelerator card achieves pcie 5.0 x 16 compliance at 32 gt s","author":"Corporation","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3437203"},{"key":"ref36","volume-title":"The Zynq book: embedded processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 all programmable SoC","author":"Crockett","year":"2014"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2026.103779"},{"key":"ref38","volume":"2","author":"Rabaey","year":"2002","journal-title":"Digital integrated circuits. Prentice hall Englewood Cliffs"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3569577"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3735556"},{"key":"ref42","first-page":"7285","article-title":"\\{Collide+ Power\\}: Leaking inaccessible data with software-based power side channels","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Kogler","year":"2023"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560682"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3564625.3567979"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-89915-8_1"},{"key":"ref46","first-page":"785","article-title":"\\{PowerSpy\\}: Location tracking using mobile device power analysis","volume-title":"24th USENIX Security Symposium (USENIX Security 15)","author":"Michalevsky","year":"2015"},{"key":"ref47","article-title":"Hot pixels: Frequency, power, and temperature sensors as side channels","volume-title":"32nd USENIX Security Symposium","author":"Taneja","year":"2023"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2025.240092"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3713078"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-45395-3"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i1.51-86"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.657-678"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545353"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3611878"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i2.543-567"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590244"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473915"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136956"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3106169"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS65288.2025.11117043"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-023-00135-1"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3719027.3744833"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3719027.3765061"},{"key":"ref65","article-title":"Cache sidechannel attacks through electromagnetic emanations of dram accesses","author":"Maillard","year":"2023","journal-title":"Cryptology ePrint Archive"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978360"},{"key":"ref67","volume-title":"Arm Cortex-A9 Processor Cache Functions, Standalone Library API Reference","author":"Xilinx","year":"2023"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.2307\/2333709"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.2307\/2280095"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1111\/opo.12131"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1016\/S0047-259X(03)00096-4"},{"key":"ref72","first-page":"719","article-title":"\\{FLUSH+ RELOAD\\}: A high resolution, low noise, 13 cache \\{Side-Channel\\} attack","volume-title":"23rd USENIX security symposium (USENIX security 14)","author":"Yarom","year":"2014"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10175-0_13"},{"key":"ref74","first-page":"1075","article-title":"\\{AutoLock\\}: Why cache attacks on \\{ARM\\} are harder than you think","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"Green","year":"2017"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00080"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-024-00366-0"},{"key":"ref77","volume":"39","author":"King","year":"2017","journal-title":"Stress-ng"},{"key":"ref78","article-title":"Architectures and security of FPGA-accelerated cloud computing","volume-title":"SIGARCH Blog","author":"Szefer","year":"2021"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref80","article-title":"Versal-hbm-series-product-brief","year":"2023","journal-title":"Product Brief"},{"key":"ref81","article-title":"Versal-premium-series-gen-2-product-brief","year":"2024","journal-title":"Product Brief"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3451236"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240841"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/sp40000.2020.00070"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184683"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00065"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/3666092"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00010"}],"event":{"name":"2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Washington, DC, USA","start":{"date-parts":[[2026,5,4]]},"end":{"date-parts":[[2026,5,7]]}},"container-title":["2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11604575\/11604182\/11604695.pdf?arnumber=11604695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:27:05Z","timestamp":1784179625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11604695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,4]]},"references-count":88,"URL":"https:\/\/doi.org\/10.1109\/host68814.2026.11604695","relation":{},"subject":[],"published":{"date-parts":[[2026,5,4]]}}}