{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:09:20Z","timestamp":1784182160145,"version":"3.55.0"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T00:00:00Z","timestamp":1777852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,4]]},"DOI":"10.1109\/host68814.2026.11604932","type":"proceedings-article","created":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T20:02:14Z","timestamp":1784145734000},"page":"394-404","source":"Crossref","is-referenced-by-count":0,"title":["Beyond Defense: A Rowhammer Mitigation That Boosts Performance"],"prefix":"10.1109","author":[{"given":"Samiksha","family":"Verma","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Computer Science and Engineering,Bombay"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Computer Science and Engineering,Bombay"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/hpca57654.2024.00049"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/micro50266.2020.00014"},{"key":"ref6","first-page":"385","article-title":"TWiCe: Preventing Row-hammering by Exploiting Time Window Counters","author":"Lee","year":"2019","journal-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2016.7446095"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/micro50266.2020.00036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2013.6522354"},{"key":"ref12","year":"2024","journal-title":"JESD79\u20135C: DDR5 SDRAM Specifications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695802"},{"key":"ref14","article-title":"Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh","author":"Kim","year":"2021","journal-title":"arXiv"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/sp46214.2022.9833664"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3565053.3565060"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2015.2417540"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"ref21","volume-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation","author":"Bennett","year":"2021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2020.2973991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/sp46214.2022.9833802"},{"key":"ref24","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proc. Int. Conf. Parallel Archit. and Compilation Tech. (PACT)","author":"Bienia","year":"2008"},{"key":"ref25","article-title":"The Championship Simulator: Architectural Simulation for Education and Competition","author":"Gober","year":"2022","journal-title":"arXiv"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2014.2332177"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/hpca51647.2021.00037"},{"key":"ref29","article-title":"How to configure row-sampling-based RowHammer defenses","volume-title":"Proc. DRAMSec","author":"Saroiu","year":"2022"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref31","author":"Kaczmarski","year":"2014","journal-title":"Thoughts on Intel Xeon E5\u20132600 v2 Product Family Performance Optimisation - Component Selection Guidelines"},{"key":"ref32","article-title":"DSAC: Low-cost RowHammer mitigation using in-DRAM stochastic and approximate counting algorithm","author":"Hong","year":"2023","journal-title":"arXiv preprint"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067805"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2964791.2901453"},{"key":"ref35","article-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin","year":"1995","journal-title":"IEEE (TCCA) Newsletter"},{"key":"ref36","year":"2024","journal-title":"JEDEC Updates JESD79\u20135C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies"},{"key":"ref37","first-page":"565","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","volume-title":"Proc. 25th USENIX Security Symp. (USENIX Security)","author":"Pessl","year":"2016"},{"key":"ref38","article-title":"Understanding and Mitigating Side and Covert Channel Vulnerabilities Introduced by RowHammer Defenses","author":"Bostanc\u0131","year":"2025","journal-title":"arXiv preprint"}],"event":{"name":"2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Washington, DC, USA","start":{"date-parts":[[2026,5,4]]},"end":{"date-parts":[[2026,5,7]]}},"container-title":["2026 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11604575\/11604182\/11604932.pdf?arnumber=11604932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:36:08Z","timestamp":1784180168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11604932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,4]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/host68814.2026.11604932","relation":{},"subject":[],"published":{"date-parts":[[2026,5,4]]}}}