{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:41:05Z","timestamp":1725464465351},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,8]]},"DOI":"10.1109\/hotchips.2006.7477868","type":"proceedings-article","created":{"date-parts":[[2016,7,4]],"date-time":"2016-07-04T21:06:46Z","timestamp":1467666406000},"page":"1-24","source":"Crossref","is-referenced-by-count":1,"title":["A novel processor architecture for high-performance stream processing"],"prefix":"10.1109","author":[{"given":"Jan","family":"van Lunteren","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2006 IEEE Hot Chips 18 Symposium (HCS)","start":{"date-parts":[[2006,8,20]]},"location":"Stanford, CA, USA","end":{"date-parts":[[2006,8,22]]}},"container-title":["2006 IEEE Hot Chips 18 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470195\/7477736\/07477868.pdf?arnumber=7477868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:13:42Z","timestamp":1489767222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,8]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2006.7477868","relation":{},"subject":[],"published":{"date-parts":[[2006,8]]}}}