{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:07:08Z","timestamp":1772042828262,"version":"3.50.1"},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/hotchips.2011.7477508","type":"proceedings-article","created":{"date-parts":[[2016,7,7]],"date-time":"2016-07-07T21:31:09Z","timestamp":1467927069000},"page":"1-23","source":"Crossref","is-referenced-by-count":3,"title":["The Intel\u00ae Quick Sync Video technology in the 2nd-generation Intel Core processor family"],"prefix":"10.1109","author":[{"given":"Hong","family":"Jiang","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2011 IEEE Hot Chips 23 Symposium (HCS)","location":"Stanford, CA, USA","start":{"date-parts":[[2011,8,17]]},"end":{"date-parts":[[2011,8,19]]}},"container-title":["2011 IEEE Hot Chips 23 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470410\/7477479\/07477508.pdf?arnumber=7477508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T20:58:21Z","timestamp":1489784301000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2011.7477508","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}