{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T04:40:43Z","timestamp":1773895243054,"version":"3.50.1"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/hotchips.2012.7476487","type":"proceedings-article","created":{"date-parts":[[2016,7,4]],"date-time":"2016-07-04T21:08:01Z","timestamp":1467666481000},"page":"1-31","source":"Crossref","is-referenced-by-count":50,"title":["Intel\u00ae Xeon Phi coprocessor (codename Knights Corner)"],"prefix":"10.1109","author":[{"given":"George","family":"Chrysos","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2012 IEEE Hot Chips 24 Symposium (HCS)","location":"Cupertino, CA, USA","start":{"date-parts":[[2012,8,27]]},"end":{"date-parts":[[2012,8,29]]}},"container-title":["2012 IEEE Hot Chips 24 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470196\/7476461\/07476487.pdf?arnumber=7476487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T17:12:44Z","timestamp":1747761164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7476487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2012.7476487","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}