{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:02:23Z","timestamp":1730224943868,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/hotchips.2012.7476506","type":"proceedings-article","created":{"date-parts":[[2016,7,4]],"date-time":"2016-07-04T21:08:01Z","timestamp":1467666481000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["High performance State Retention with Power Gating applied to CPU subsystems - design approaches and silicon evaluation"],"prefix":"10.1109","author":[{"given":"David","family":"Flynn","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"168","article-title":"A 1v multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone applications","author":"mutoh","year":"1996","journal-title":"ISSCC1996"},{"key":"ref3","article-title":"Power Gating Design Tradeoffs and Considerations in Production Low-Power Designs","author":"shi","year":"2009","journal-title":"DesignCon"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280807"},{"journal-title":"now IEEE standard 1891","year":"2007","key":"ref6"},{"key":"ref5","article-title":"Design for State Retention: Strategies and Case Studies","author":"flynn","year":"2008","journal-title":"SNUG San Jose"},{"year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","article-title":"Low Power Methodology Manual - for System-on-Chip Design","author":"keating","year":"2007","journal-title":"Springer"},{"key":"ref9","article-title":"Practical Power Gating and DVFS","author":"kosonocky","year":"2011","journal-title":"Hot Chips Tutorial"},{"key":"ref1","article-title":"Power: A First Class Architectural Design Constraint","volume":"34","author":"trevor","year":"2001","journal-title":"IEEE Computer"}],"event":{"name":"2012 IEEE Hot Chips 24 Symposium (HCS)","start":{"date-parts":[[2012,8,27]]},"location":"Cupertino, CA, USA","end":{"date-parts":[[2012,8,29]]}},"container-title":["2012 IEEE Hot Chips 24 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470196\/7476461\/07476506.pdf?arnumber=7476506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T20:52:17Z","timestamp":1489783937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7476506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2012.7476506","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}