{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:59Z","timestamp":1725612539608},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/hotchips.2015.7477478","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T19:38:44Z","timestamp":1469561924000},"page":"1-1","source":"Crossref","is-referenced-by-count":4,"title":["Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor"],"prefix":"10.1109","author":[{"given":"Elliott","family":"Forbes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenqian","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Randy","family":"Widialaksono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brandon","family":"Dwiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rangeen Basu Roy","family":"Chowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinesh","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Lipa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. Rhett","family":"Davis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul D.","family":"Franzon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","author":"greenhalgh","journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2540708.2540746"},{"key":"ref6","article-title":"Hardware-level Thread Migration in a 110-core Shared-Memory Processor","author":"lis","year":"2013","journal-title":"Hot Chips 25"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2012.37"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/3DIC.2013.6702395"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCD.2013.6657038"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MICRO.2003.1253185"}],"event":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","start":{"date-parts":[[2015,8,22]]},"location":"Cupertino, CA, USA","end":{"date-parts":[[2015,8,25]]}},"container-title":["2015 IEEE Hot Chips 27 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470380\/7477318\/07477478.pdf?arnumber=7477478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T21:01:40Z","timestamp":1489784500000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7477478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2015.7477478","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}