{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:10:03Z","timestamp":1767262203059},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/hotchips.2016.7936218","type":"proceedings-article","created":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T20:22:12Z","timestamp":1496348532000},"page":"1-23","source":"Crossref","is-referenced-by-count":12,"title":["KiloCore: A 32 nm 1000-processor array"],"prefix":"10.1109","author":[{"given":"Brent","family":"Bohnenstiehl","sequence":"first","affiliation":[{"name":"University of California, Davis, VLSI Computation Laboratory, United States of America"}]},{"given":"Aaron","family":"Stillmaker","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]},{"given":"Jon","family":"Pimentel","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]},{"given":"Timothy","family":"Andreas","sequence":"additional","affiliation":[{"name":"UVLSI Computation Laboratory, University of California, Davis, USA"}]},{"family":"Bin Liu","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]},{"given":"Anh","family":"Tran","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]},{"given":"Emmanuel","family":"Adeagbo","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]},{"given":"Bevan","family":"Baas","sequence":"additional","affiliation":[{"name":"VLSI Computation Laboratory, University of California, Davis, USA"}]}],"member":"263","event":{"name":"2016 IEEE Hot Chips 28 Symposium (HCS)","start":{"date-parts":[[2016,8,21]]},"location":"Cupertino, CA, USA","end":{"date-parts":[[2016,8,23]]}},"container-title":["2016 IEEE Hot Chips 28 Symposium (HCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932734\/7936168\/07936218.pdf?arnumber=7936218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T19:04:49Z","timestamp":1709060689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7936218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/hotchips.2016.7936218","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}