{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:59:12Z","timestamp":1773413952930,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T00:00:00Z","timestamp":1755648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T00:00:00Z","timestamp":1755648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,20]]},"DOI":"10.1109\/hoti66940.2025.00027","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:31Z","timestamp":1763663971000},"page":"87-96","source":"Crossref","is-referenced-by-count":1,"title":["On-Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low Power, High Bandwidth, Low Latency and Low Cost Approach"],"prefix":"10.1109","author":[{"given":"Debendra Das","family":"Sharma","sequence":"first","affiliation":[{"name":"Intel Corporation"}]},{"given":"Swadesh","family":"Choudhary","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Peter","family":"Onufryk","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Rob","family":"Pelt","sequence":"additional","affiliation":[{"name":"AMD Corporation"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"invited comment article, Nature Electronics","author":"Das Sharma","year":"2024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2024.3373763"},{"key":"ref4","volume-title":"Electricity 2024: Analysis and forecast to 2026"},{"key":"ref6","volume-title":"Apple M2","year":"2022"},{"key":"ref7","article-title":"Lunar Lake: Powering the Next Generation of AI PCs","author":"Gihon","year":"2024","journal-title":"Hotchips 2024"},{"key":"ref9","volume-title":"Explosive HBM demand fueling an expected 20% increase in DDR5 memory pricing - demand for AI GPU s drives production cuts for standard PC memory","author":"Shilov","year":"2024"},{"key":"ref10","volume-title":"Generative AI winds in Memory Semiconductors, Total Demand for Server DRAMs is Declining","author":"Securities","year":"2023"},{"key":"ref11","volume-title":"DRAM Exchange"},{"key":"ref12","volume-title":"JEDEC, \u201cLow Power Double Data Rate (LPDDR) 5\/5X\u201d, JESD209\u20135C","year":"2023"},{"key":"ref13","volume-title":"High Bandwidth Memory (HBM3) DRAM","year":"2023"},{"key":"ref14","volume-title":"HBM3e: Everything you need to know","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454441"},{"key":"ref16","volume-title":"HLAT: High-quality Large Language Model Pre-trained on AWS Trainium","author":"Fan","year":"2024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254691"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-40843-4_30"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/hcs55958.2022.9895631"},{"key":"ref20","volume-title":"High Bandwidth Memory (HBM2) Interface Intel\u00ae FPGA IP User","author":"Corporation","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2023.3256796"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/fccm48280.2020.00024"},{"key":"ref23","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Rev 1.0","year":"2022"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref25","article-title":"Universal Chiplet Interconnect Express (UCIe)\u00ae: An Open Industry Standard for Innovations with Chiplets at Package Level","author":"Das Sharma","year":"2023","journal-title":"IEEE Micro Special Issue"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/mcas.2024.3373556"},{"key":"ref29","volume-title":"Nature Electronics","author":"Das Sharma","year":"2024"},{"key":"ref30","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Rev 2.0","year":"2024"},{"key":"ref31","volume-title":"Compute Express Link 3.0 Specification","year":"2022"},{"key":"ref32","volume-title":"AMBA CHI C2C Architecture Specification","year":"2024"}],"event":{"name":"2025 IEEE Symposium on High-Performance Interconnects (HOTI)","location":"San Jose, CA, USA","start":{"date-parts":[[2025,8,20]]},"end":{"date-parts":[[2025,8,22]]}},"container-title":["2025 IEEE Symposium on High-Performance Interconnects (HOTI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11244728\/11244616\/11244781.pdf?arnumber=11244781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:49:05Z","timestamp":1763704145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11244781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,20]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hoti66940.2025.00027","relation":{},"subject":[],"published":{"date-parts":[[2025,8,20]]}}}