{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:40:40Z","timestamp":1742798440008,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183521","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"19-30","source":"Crossref","is-referenced-by-count":5,"title":["Mini-threads: increasing TLP on small-scale SMT processors"],"prefix":"10.1109","author":[{"given":"J.","family":"Redstone","sequence":"first","affiliation":[]},{"given":"S.","family":"Eggers","sequence":"additional","affiliation":[]},{"given":"H.","family":"Levy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744326"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous mul-tithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings of the 22th Annual International Symposium on Computer Architecture"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"journal-title":"Sun says UltraSparc V two chips in one","year":"0","key":"ref30"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165148"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106990"},{"key":"ref11","article-title":"Dansoft develops VLIW design","volume":"2","author":"gwenlapp","year":"1997","journal-title":"Microprocessor Report 11"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/279361.279367","article-title":"An analysis of database workload performance on simulataneous multithreading processors","author":"lo","year":"1998","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/263326.263382"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/71.798316"},{"key":"ref16","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report TN-36 Digital Equipment Corporation"},{"key":"ref17","article-title":"Delaying physical register allocation through virtual-physical registers","author":"monreal","year":"1999","journal-title":"International Symposium on Microarchitecture"},{"key":"ref18","article-title":"Software-controlled multithreading using informing memory operations","author":"mowry","year":"2000","journal-title":"International Symposium on High-Performance Computer Architecture"},{"year":"0","key":"ref19"},{"journal-title":"An explanation of the SPECweb96 benchmark","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379249"},{"key":"ref27","article-title":"Assisted execution","author":"song","year":"1998","journal-title":"Technical Report CENG 98-25"},{"year":"0","key":"ref3"},{"key":"ref6","article-title":"Quantifying the SMT layout over-head-does SMT pull its weight?","author":"burns","year":"2000","journal-title":"International Symposium on High-Performance Computer Architecture"},{"journal-title":"Stanford parallel applications for shared memory (SPLASH)","year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115985"},{"journal-title":"Alpha 21264 Hardware Reference Manual","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121151"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/342001.339708","article-title":"Mul-tiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134498"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714561"},{"key":"ref22","article-title":"The need for large register files in integer codes","author":"postiff","year":"2000","journal-title":"Technical Report CSE-TR-434-00"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139715"},{"journal-title":"An Analysis of Several Software Interface Issues for SMT Processors","year":"2002","author":"redstone","key":"ref24"},{"key":"ref23","article-title":"An 8-wide superscalar RISC microprocessor with simultaneous multithreading","author":"preston","year":"2002","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379245"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","acronym":"HPCA-03","location":"Anaheim, CA, USA"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183521.pdf?arnumber=1183521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:08:59Z","timestamp":1497571739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183521","relation":{},"subject":[]}}