{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T13:19:17Z","timestamp":1760707157873},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183522","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"31-40","source":"Crossref","is-referenced-by-count":56,"title":["Front-end policies for improved issue efficiency in SMT processors"],"prefix":"10.1109","author":[{"given":"A.","family":"El-Moursy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.H.","family":"Albonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339689"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref12","first-page":"164","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"International Symposium on Performance Analysis of Systems and Software"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref14","article-title":"Quantifying the Complexity of Superscalar Processors","author":"palacharla","year":"1996","journal-title":"Technical Report CS-TR-96-1328"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991108"},{"key":"ref16","article-title":"Applications of Thread Prioritization in SMT Processors","author":"raasch","year":"1999","journal-title":"Multithreaded Execution and Execution Workshop (MTEAC)"},{"key":"ref17","article-title":"Memory behavior of the SPEC2000 benchmark suite","author":"sair","year":"2000","journal-title":"Technical Report IBM Corporation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878286"},{"key":"ref19","first-page":"819","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368807"},{"key":"ref3","first-page":"37","article-title":"Power-Efficient Issue Queue Design. Power Aware Computing","author":"buyuktosunoglu","year":"2002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"ref8","article-title":"Reducing Power Consumption of the Issue Logic","author":"folegnani","year":"2000","journal-title":"Workshop on Complexity-Effective Design held in conjunction with ISCA 2000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref2","article-title":"Early Stage Definition of LPX: a Low Power Issue-Execute Processor","author":"bose","year":"2002","journal-title":"Workshop on Power-Aware Computer Systems in conjunction with HPCA-8"},{"key":"ref1","first-page":"16","article-title":"Instruction Flow-Based Frontend Throttling for Power-Aware High-Performance Processors","author":"baniasadi","year":"2001","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"ref9","first-page":"225","article-title":"A high-Speed dynamic instruction scheduling scheme for superscalar processors","author":"goshima","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref22","first-page":"318","article-title":"Handling Long-Latency Loads in a Simultaneous Multithreading Processor","author":"tullsen","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref21","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref23","article-title":"Alpha Processors: A history of power issues and a look to the future","author":"wilcox","year":"1999","journal-title":"Cool Chips Tutorial in Conjunction with MICRO-32"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","acronym":"HPCA-03","location":"Anaheim, CA, USA"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183522.pdf?arnumber=1183522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:54:02Z","timestamp":1489449242000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183522","relation":{},"subject":[]}}